

# P4C187/P4C187L

## ULTRA HIGH SPEED 64K x 1

## STATIC CMOS RAMS



### FEATURES

- Full CMOS, 6T Cell
- High Speed (Equal Access and Cycle Times)
  - 10/12/15/20/25 ns (Commercial)
  - 12/15/20/25/35 ns (Industrial)
  - 15/20/25/35/45 ns (Military)
- Low Power Operation
  - 743 mW Active -10
  - 660/770 mW Active for -12/15
  - 550/660 mW Active for -20/25/35
  - 193/220 mW Standby (TTL Input)
  - 83/110 mW Standby (CMOS Input) P4C187
  - 5.5 mW Standby (CMOS Input) P4C187L (Military)
- Single 5V $\pm$ 10% Power Supply
- Data Retention with 2.0V Supply (P4C187L Military)
- Separate Data I/O
- Three-State Output
- TTL Compatible Output
- Fully TTL Compatible Inputs
- Standard Pinout (JEDEC Approved)
  - 22-Pin 300 mil DIP
  - 24-Pin 300 mil SOJ
  - 22-Pin 290x490 mil LCC



### DESCRIPTION

The P4C187/L are 65,536-bit ultra high speed static RAMs organized as 64K x 1. The CMOS memories require no clocks or refreshing and have equal access and cycle times. The RAMs operate from a single 5V  $\pm$  10% tolerance power supply. Data integrity is maintained for supply voltages down to 2.0V, typically drawing 10 $\mu$ A.


Access times as fast as 10 nanoseconds are available, greatly enhancing system speeds. CMOS reduces power

consumption to a low 743mW active, 193/83mW standby for TTL/CMOS inputs and only 5.5 mW standby for the P4C187L.


The P4C187/L are available in 22-pin 300 mil DIP, 24-pin 300 mil SOJ, and 22-pin LCC packages providing excellent board level densities.



### FUNCTIONAL BLOCK DIAGRAM



### PIN CONFIGURATIONS







## MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Parameter	Value	Unit
$V_{CC}$	Power Supply Pin with Respect to GND	−0.5 to +7	V
$V_{TERM}$	Terminal Voltage with Respect to GND (up to 7.0V)	−0.5 to $V_{CC} + 0.5$	V
$T_A$	Operating Temperature	−55 to +125	°C

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade(2)	Ambient Temperature	GND	$V_{CC}$
Military	−55°C to +125°C	0V	5.0V ± 10%
Industrial	−40°C to +85°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

Symbol	Parameter	Value	Unit
$T_{BIAS}$	Temperature Under Bias	−55 to +125	°C
$T_{STG}$	Storage Temperature	−65 to +150	°C
$P_T$	Power Dissipation	1.0	W
$I_{OUT}$	DC Output Current	50	mA

## CAPACITANCES<sup>(4)</sup>

$V_{CC} = 5.0V$ ,  $T_A = 25^\circ C$ ,  $f = 1.0MHz$

Symbol	Parameter	Conditions	Typ.	Unit
$C_{IN}$	Input Capacitance	$V_{IN} = 0V$	5	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0V$	7	pF

## DC ELECTRICAL CHARACTERISTICS

Over recommended operating temperature and supply voltage<sup>(2)</sup>

Symbol	Parameter	Test Conditions	P4C187		P4C187L		Unit
			Min	Max	Min	Max	
$V_{IH}$	Input High Voltage		2.2	$V_{CC} + 0.5$	2.2	$V_{CC} + 0.5$	V
$V_{IL}$	Input Low Voltage		−0.5 <sup>(3)</sup>	0.8	−0.5 <sup>(3)</sup>	0.8	V
$V_{HC}$	CMOS Input High Voltage		$V_{CC} - 0.2$	$V_{CC} + 0.5$	$V_{CC} - 0.2$	$V_{CC} + 0.5$	V
$V_{LC}$	CMOS Input Low Voltage		−0.5 <sup>(3)</sup>	0.2	−0.5 <sup>(3)</sup>	0.2	V
$V_{CD}$	Input Clamp Diode Voltage	$V_{CC} = \text{Min.}$ , $I_{IN} = 18 \text{ mA}$		−1.2		−1.2	V
$V_{OL}$	Output Low Voltage (TTL Load)	$I_{OL} = +8 \text{ mA}$ , $V_{CC} = \text{Min.}$		0.4		0.4	V
$V_{OH}$	Output High Voltage (TTL Load)	$I_{OH} = -4 \text{ mA}$ , $V_{CC} = \text{Min.}$	2.4		2.4		V
$I_{LI}$	Input Leakage Current	$V_{CC} = \text{Max.}$ Mil. $V_{IN} = \text{GND to } V_{CC}$ Com'l.	−10 −5	+10 +5	−5 n/a	+5 n/a	μA
$I_{LO}$	Output Leakage Current	$V_{CC} = \text{Max.}$ , $\overline{CE} = V_{IH}$ Mil. $V_{OUT} = \text{GND to } V_{CC}$ Com'l.	−10 −5	+10 +5	−5 n/a	+5 n/a	μA
$I_{SB}$	Standby Power Supply Current (TTL Input Levels)	$\overline{CE} \geq V_{IH}$ Mil. $V_{CC} = \text{Max.}$ , Ind./Com'l. $f = \text{Max.}$ , Outputs Open	— —	40 35	— —	40 n/a	mA
$I_{SB1}$	Standby Power Supply Current (CMOS Input Levels)	$\overline{CE} \geq V_{HC}$ Mil. $V_{CC} = \text{Max.}$ , Ind./Com'l. $f = 0$ , Outputs Open $V_{IN} \leq V_{LC}$ or $V_{IN} \geq V_{HC}$	— —	20 15	— —	1.0 n/a	mA

n/a = Not Applicable

### Notes:

- Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to MAXIMUM rating conditions for extended periods may affect reliability.
- Extended temperature operation guaranteed with 400 linear feet per minute of air flow.
- Transient inputs with  $V_{IL}$  and  $I_{IL}$  not more negative than −3.0V and −100mA, respectively, are permissible for pulse widths up to 20ns.
- This parameter is sampled and not 100% tested.



## POWER DISSIPATION CHARACTERISTICS VS. SPEED

Symbol	Parameter	Temperature Range	-10	-12	-15	-20	-25	-35	-45	Unit
$I_{CC}$	Dynamic Operating Current*	Commercial	180	170	160	155	150	N/A	N/A	mA
		Industrial	N/A	180	170	160	155	150	N/A	mA
		Military	N/A	N/A	170	160	155	150	145	mA

\* $V_{CC} = 5.5V$ . Tested with outputs open.  $f = \text{Max}$ . Switching inputs are 0V and 3V.  $\overline{CE} = V_{IL}$ .

## DATA RETENTION CHARACTERISTICS (P4C187L Military Temperature Only)


Symbol	Parameter	Test Conditions	Min	Typ.* $V_{CC} =$ 2.0V 3.0V		Max $V_{CC} =$ 2.0V 3.0V		Unit
$V_{DR}$	$V_{CC}$ for Data Retention		2.0					V
$I_{CCDR}$	Data Retention Current	$\overline{CE} \geq V_{CC} - 0.2V$ , $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$		10	15	600	900	$\mu A$
$t_{CDR}$	Chip Deselect to Data Retention Time		0					ns
$t_R^\dagger$	Operation Recovery Time		$t_{RC}^\S$					ns

\* $T_A = +25^\circ C$

$\S t_{RC}$  = Read Cycle Time

$^\dagger$  This parameter is guaranteed but not tested.

## DATA RETENTION WAVEFORM






## AC CHARACTERISTICS—READ CYCLE


( $V_{CC} = 5V \pm 10\%$ , All Temperature Ranges)<sup>(2)</sup>

Symbol	Parameter	-10		-12		-15		-20		-25		-35		-45		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
$t_{RC}$	Read Cycle Time	10		12		15		20		25		35		45		ns
$t_{AA}$	Address Access Time		10		12		15		20		25		35		45	ns
$t_{AC}$	Chip Enable Access Time		10		12		15		20		25		35		45	ns
$t_{OH}$	Output Hold from Address Change	2		2		2		2		2		2		2		ns
$t_{LZ}$	Chip Enable to Output in Low Z	2		2		2		2		2		2		2		ns
$t_{HZ}$	Chip Disable to Output in High Z		5		6		8		10		12		17		20	ns
$t_{PU}$	Chip Enable to Power Up Time	0		0		0		0		0		0		0		ns
$t_{PD}$	Chip Disable to Power Down Time		10		12		15		20		25		35		45	ns

### TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(5)</sup>



### TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(6)</sup>



#### Notes:

5.  $\overline{CE}$  is LOW and  $\overline{WE}$  is HIGH for READ cycle.

6.  $\overline{WE}$  is HIGH, and address must be valid prior to or coincident with  $\overline{CE}$  transition LOW.

7. Transition is measured  $\pm 200\text{mV}$  from steady state voltage prior to change with specified loading in Figure 1. This parameter is sampled and not 100% tested.

8. Read Cycle Time is measured from the last valid address to the first transitioning address.




## AC CHARACTERISTICS - WRITE CYCLE

( $V_{CC} = 5V \pm 10\%$ , All Temperature Ranges)<sup>(2)</sup>

Symbol	Parameter	-10		-12		-15		-20		-25		-35		-45		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
$t_{WC}$	Write Cycle Time	10		12		15		20		25		35		45		ns
$t_{CW}$	Chip Enable Time to End of Write	8		10		2		15		20		25		30		ns
$t_{AW}$	Address Valid to End of Write	8		10		12		15		20		25		30		ns
$t_{AS}$	Address Set-up Time	0		0		0		0		0		0		0		ns
$t_{WP}$	Write Pulse Width	8		10		12		15		20		25		30		ns
$t_{AH}$	Address Hold Time from End of Write	0		0		0		0		0		0		0		ns
$t_{DW}$	Data Valid to End of Write	6		7		10		13		15		20		25		ns
$t_{DH}$	Data Hold Time	0		0		0		0		0		0		0		ns
$t_{WZ}$	Write Enable to Output in High Z		6		7		8		12		15		17		20	ns
$t_{OW}$	Output Active from End of Write	0		0		0		0		0		0		0		ns

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{WE}$ CONTROLLED)<sup>(9)</sup>




### Notes:

9.  $\overline{CE}$  and  $\overline{WE}$  must be LOW for WRITE cycle.
10. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  HIGH, the output remains in a high impedance state.
11. Write Cycle Time is measured from the last valid address to the first transition address.
12. Transition is measured  $\pm 200mV$  from steady state voltage prior to change with specified loading in Figure 1. This parameter is sampled and not 100% tested.



# TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{\text{CE}}$ CONTROLLED)<sup>(9)</sup>



## AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	3ns
Input Timing Reference Level	1.5V
Output Timing Reference Level	1.5V
Output Load	See Figures 1 and 2

## TRUTH TABLE

Mode	$\overline{\text{CE}}$	$\overline{\text{WE}}$	Output	Power
Standby	H	X	High Z	Standby
Read	L	H	D <sub>OUT</sub>	Active
Write	L	L	High Z	Active




Figure 1. Output Load




Figure 2. Thevenin Equivalent

\* including scope and test fixture.

### Note:

Due to the ultra-high speed of the P4C187/L, care must be taken when testing this device; an inadequate setup can cause a normal functioning part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the V<sub>CC</sub> and ground planes directly up to the contactor fingers. A 0.01 μF high frequency capacitor is also required between V<sub>CC</sub> and ground. To avoid signal reflections,

proper termination must be used; for example, a 50Ω test environment should be terminated into a 50Ω load with 1.73V (Thevenin Voltage) at the comparator input, and a 116Ω resistor must be used in series with D<sub>OUT</sub> to match 166Ω (Thevenin Resistance).



## PACKAGE SUFFIX


Package Suffix	Description
P	Plastic DIP, 300 mil wide standard
J	Plastic SOJ, 300 mil wide standard
L	Leadless Chip Carrier (ceramic)
D	CERDIP, 300 mil wide standard

## TEMPERATURE RANGE SUFFIX

Temperature Range Suffix	Description
C	Commercial Temp. Range, 0°C to +70°C.
I	Industrial Temp. Range, -40°C to +85°C.
M	Military Temperature Range, -55°C to +125°C.
MB	Mil. Temp. with MIL-STD-883D Class B compliance

## ORDERING INFORMATION

Performance Semiconductor part numbering scheme is as follows:



- I = Ultra-low standby power designator I, if needed.  
 ss = Speed (access/cycle time in ns), e.g., 25, 35  
 p = Package code, i.e., P, J, D, L.  
 t = Temperature range, i.e., C, M, MB.

The P4C187 is also available per SMD 5962-86015 and 5962-89696



## SELECTION GUIDE


The P4C187 is available in the following temperature, speed and package options. The P4C187L is only available over the military temperature range.

Temperature Range	Speed (ns)		10	12	15	20	25	35	45
	Package								
Commercial	Plastic DIP		-10PC	-12PC	-15PC	-20PC	-25PC	N/A	N/A
	Plastic SOJ		-10JC	-12JC	-15JC	-20JC	-25JC	N/A	N/A
Industrial	Plastic DIP		N/A	-12PI	-15PI	-20PI	-25PI	-35PI	N/A
	Plastic SOJ		N/A	-12JI	-15JI	-20JI	-25JI	-35JI	N/A
Military Temp.	CERDIP		N/A	N/A	-15DM	-20DM	-25DM	-35DM	-45DM
	LCC		N/A	N/A	-15LM	-20LM	-25LM	-35LM	-45LM
Military Processed*	CERDIP		N/A	N/A	-15DMB	-20DMB	-25DMB	-35DMB	-45DMB
	LCC		N/A	N/A	-15LMB	-20LMB	-25LMB	-35LMB	-45LMB

\* Military temperature range with MIL-STD-883, Class B processing.

N/A = Not Available

## SOJ PIN CONFIGURATION



SOJ (J4)  
Top View