


**SY02-FEC****Preliminary Specification**

Date: July 1, 2002



- **INTRODUCTION**

The SY02-FEC is a high frequency crystal-based PLL synchronizer designed as a module level subsystem for easy incorporation into telecommunication equipment SONET/SDH/ATM/DWDM. Supports FEC (forward error Correction) or OC-N Frequencies.

- **FEATURES**

- Low jitter output from intrinsically low jitter VCXO or VCSO;
- User Selected one or two input references **up to 800MHz** ( See Table on page 3)
- One high frequency LVPECL output with enable/disable function **up to 800MHz** (pre-select frequency value – upon order)
- Alarms status and VCXO monitor;
- Provides free running clock output;
- The unit changes timing modes in response to external events;
- J-TAG service port for re-programming and servicing;
- 3.3V DC power supply
- Small dimensions: 0.8" x 1.00"

- **APPLICATIONS**

- ATM
- SDH
- PDH
- SONET
- DWDM
- FEC
- Other telecommunication equipment.




Figure 1 – Block Diagram (\*\*Components outside the dotted line are user supplied)

### DESCRIPTION

The SY02-FEC is a High Frequency Phase Lock Loop has been designed as a module level subsystem for easy incorporation into telecommunication equipment. The module generates the high frequency (up to 800MHz) output from a low jitter VCXO (Crystal Based Oscillator) or VCXO (SAW based oscillators). The output can be disabled externally by setting OUTEN pin high. The SY02-FEC can be locked to a user defined input reference/s signal/s **(from 1.024MHz to 800MHz...for options please see table )**. Raltron's SY02-FEC device could be used as a frequency translator in PLL circuits or frequency re-generator device in cases where jitter cleaning and filtering is required. The module has a fast locking time and tolerates reference inputs with different duty cycles. The loop bandwidth is optimized in accordance with the VCXO used and required output performance. The ALARM output signals monitor the status of the phase lock loop and indicates LOL (Loss of Lock Detect). If the reference REF IN is absent, the SY02-FEC will automatically switch to free run mode and LOL will show "0" logic level. The SMD package dimensions are 0.80"x1.00" inch and powered by a supply of 3.3V or 5V.

#### ALARM STATES

LOLD	ALARM
0	Module in Free-run
1	Module locked

#### Input Reference Control select

CNT	Selected Option
0	Regenerated 622.08MHz into 622.08MHz
1	Translates 666.5143MHz into 622.08MHz

### PIN DESCRIPTION

	Name	Description	Signal Technology	V <sub>L</sub>						V <sub>H</sub> / DC Voltage		
				Min	Typ	Max	Min	Typ	Max	Min	Typ	Max
1	Ref In	Input Reference Signal	LV/PECL	V <sub>cc</sub> -1.680	V <sub>cc</sub> -1.620	V <sub>cc</sub> -1.560	V <sub>cc</sub> -1.085	V <sub>cc</sub> -1.025	V <sub>cc</sub> -0.885			
2	Ref In	Input Reference Complimentary signal	LV/PECL	V <sub>cc</sub> -1.680	V <sub>cc</sub> -1.620	V <sub>cc</sub> -1.560	V <sub>cc</sub> -1.085	V <sub>cc</sub> -1.025	V <sub>cc</sub> -0.885			
3	LOL	Lock Detect Alarm out – High when locked; Low when unlocked	DC	0	0.25 (0.15)	0.5 (0.3)	4.5 (2.97)	5.0 (3.3)	5.25 (3.465)			
4	MNTR	VCXO Monitor out- DC control voltage offset indicator (when locked shall be within); 0.3<V <sub>mntr</sub> <3.0 (for 3.3V supply) 0.5V<V <sub>mntr</sub> <4.5 (for 5V supply)	DC				0.3<V <sub>mntr</sub> <3.0 (for 3.3V supply) 0.5V<V <sub>mntr</sub> <4.5 (for 5V supply)					
6	N/C	No Connect	----	----	----	----	----	----	----			
7	GND	Ground	----	----	----	----	----	----	----			
8	Enable/Disable	Output Enable - > enables the output, active high or floating  Disables the output, active low	DC	0	0.25 (0.15)	0.5 (0.3)	4.5 (2.97)	5.0 (3.3)	5.25 (3.465)			
9	OUT	Oscillator Output -> Output of the module	LV/PECL	V <sub>cc</sub> -1.680	V <sub>cc</sub> -1.620	V <sub>cc</sub> -1.560	V <sub>cc</sub> -1.085	V <sub>cc</sub> -1.025	V <sub>cc</sub> -0.885			
10	OUT	Oscillator Complementary Output -> Output of the module	LV/PECL	V <sub>cc</sub> -1.680	V <sub>cc</sub> -1.620	V <sub>cc</sub> -1.560	V <sub>cc</sub> -1.085	V <sub>cc</sub> -1.025	V <sub>cc</sub> -0.885			
11	N/C	No Connect	----	----	----	----	----	----	----			
12	CNT	Frequency Select; Low-Primary Frequency; High Secondary Frequency	DC	0	0.25 (0.15)	0.5 (0.3)	4.5 (2.97)	5.0 (3.3)	5.25 (3.465)			
13	N/C	No Connect	----	----	----	----	----	----	----			
14	N/C	No Connect	----	----	----	----	----	----	----			
15	GND	Ground	----	----	----	----	----	----	----			
16	V <sub>cc</sub>	Positive supply voltage	DC – 5V (3.3V)	----	----	----	4.5 (2.97)	5.0 (3.3)	5.25 (3.465)			

### ORDERING INFORMATION

- Frequencies available;

Frequency	Suffix	Frequency	Suffix	Frequency	Suffix
1.024MHz	E0	44.4343MHz	B1	178.9440MHz	C4
1.544MHz	T1	44.7360MHz	T3	184.3200MHz	C5
2.048MHz	E1	51.8400MHz	D1	311.0400MHz	O5
4.096MHz	E2	61.4400MHz	U1	622.0800MHz	O6
6.1760MHz	T2	62.5000MHz	G1	625.000MHz	C7
6.480MHz	D1	65.5360MHz	B2	644.5312MHz	C8
8.192MHz	E3	77.7600MHz	O3	666.5143MHz	C9
10.000MHz	A1	78.125MHz	B3	669.1281MHz	F1
12.800MHz	S1	78.6432MHz	B4	669.3266MHz	F2
13.000MHz	G1	82.9440MHz	B5	690.5692MHz	F3
15.000MHz	A2	92.6000MHz	U3	710.9486MHz	F4
16.384MHz	E4	100.000MHz	B5	719.7344MHz	F5
19.440MHz	O1	112.000MHz	B6	777.6000MHz	F6
20.000MHz	M1	114.000MHz	B7		
20.1416MHz	A3	125.000MHz	G2		
20.4800MHz	A4	133.000MHz	G3		
22.2171MHz	A5	139.264MHz	E5		
26.0000MHz	G2	155.520MHz	O4		
27.0000MHz	A6	156.250MHz	G4		
29.4912MHz	A7	161.1328MHz	B8		
32.768MHz	E4	166.6286MHz	B9		
34.560MHz	A8	167.3316MHz	C1		
37.0560MHz	A9	168.0407MHz	C2		
38.880MHz	O2	175.0000MHz	C3		

### ➤ P/N System

**SY02-FEC – IP <Primary Input Frequency> - IS<Second Input Freq.>-OU<Output>S-T<Temp>**

➤ See above Chart  
If not listed Place **NL** and state the Freq.)

➤ See above chart (If not listed place **NL** and state the Freq.  
- must be higher in value than the primary Input reference)  
If second Freq. Not applied place **NA**

➤ See above Chart  
If not listed Place **NL** and state the Freq.)


➤ Supply Voltage;  
**2**- 5V  
**4** – 3.3V

➤ Operating Temperature Range;  
**C** - 0°C to 70°C  
**I** - -40°C to +85°C

### • SPECIFICATION

General Specifications	Mechanical	<b>1.000" x 0.800"x0.235"</b>	<b>SMT Module FR4 16 pins dual-in-line</b>
	Power Environment	5.0V/3.3VDC +/-5%, <200mA	Regulated
	Internal Oscillators	Operating Temperature Humidity VCXO or VCSC	0°C to 70°C or -40°C to +85°C 5% to 95% non-condensing Depends on the frequency
Input Signals	Number of Reference Inputs	2	
	Input reference frequency	Per selected table on page 3	(other input frequencies available)
	Signal Level	LVPECL	Voh; 2.272V min ; Vol; 1.68Vmax
Output Signals	Number of Outputs	1	
	Output 1	Per selected table on page 3	other frequency contact Raltron
	Output 1 Signal Level	LVPECL (W/ Complimentary option)	Voh; 2.272V min ; Vol; 1.68Vmax
	Duty Cycle	50+/-10%	50%+/-5% available upon request
	Tracking/Capture Range	±50ppm APR min	
	Free Run stability	±30ppm (VCXO) ±150PPM(VCSC)	T=+25C; Vcc/load=nominal
Signal Quality Performance	Jitter generation	<0.001UI RMS <0.001UI RMS <0.0001 UI RMS <0.0001 UI RMS	HPF 30Hz HPF 500Hz HPF 12KHz HPF 100KHz
	Jitter attenuation	-40dB -10dB	Fj=10Hz~1KHz Fj=1KHz~10MHz
	Jitter tolerance	2 μs, 10 Hz (0.05 UI @ 8KHz)	

- REFLOW PROFILE



- OUTLINE DRAWING

