
MULTI-POWER SUPPLY

RV5VE0××× SERIES

APPLICATION MANUAL

RV5VE0××× SERIES

OUTLINE

The RV5VE0×××series are multi-power supply ICs with high accuracy output voltage and detector threshold and with ultra low supply current by CMOS process. Each of these ICs consists of four voltage regulators,two voltage detectors and control switches.These ICs can achieve the construction of an ideal power supply system in accordance with the user's mask option.

Output Voltage and Detector Threshold can be independently set within each IC by laser trim. The package are of 16pin SSOP(0.8mm pitch) and 16pin SSOP(0.65mm pitch).

FEATURES


- Ultra-Low Supply Current
- Broad Operating Voltage Range1.5V to 10.0V
- High Accuracy Output Voltage and Detector Threshold±2.5%
- Output Voltage and Detector ThresholdStepwise setting with a step of 0.1V is possible
(refer to Selection Guide)
- Low Temperature-Drift Coefficients of Output Voltage and Detector ThresholdTYP. ±100ppm/°C
- Small Dropout Voltage50mV when I_{OUT} is 80mA (Regulators 1, 2)
- Small Package16pin SSOP (0.8mm pitch)
16pin SSOP (0.65mm pitch)
- Direct connection to CPU is possible by an internal Level Shift Circuit.

APPLICATIONS

- Power source system for hand-held communication equipment such as cellular phones and cordless telephones.
- Power source system for battery-powered appliances.


PIN CONFIGURATION

•RV5VE001×




BLOCK DIAGRAMS

•RV5VE001×



•RV5VE0XXX(Optional Mask Version)



SELECTION GUIDE

In the RV5VE0XXXseries, Standard ICs and Customized ICs by mask option (hereinafter Optional Mask Version ICs) are available at the user's request. Voltage settings for six circuits, four for Regulators and two for Detectors, can be designated.

Part Number is designated as follows :

RV5VE0xxx - xx ← Part Number
↑ ↑ ↑ ↑
a b c d e

| Code | Contents |
|------|--|
| a | Designation of Package Type: V : 16pin SSOP (0.65mm pitch) |
| b | Serial Number for Multi-Power Supply IC (RV5VE) series: |
| c | Serial Number for Mask Version: ×1 for Standard ICs. Other numbers for Optional Mask Version ICs. |
| d | Serial Number for Voltage Setting: A to Z are assigned in alphabetical order. (except I,O,Q,X) |
| e | Designation of Taping Type: Ex. E1, E2 (refer to Taping Specifications) |

PIN DESCRIPTION

•RV5VE001×(Standard ICs)

| Pin No. | Symbol | Description |
|---------|---------------------------|--|
| 1 | ROUT4 | Output Pin for Voltage Regulator 4. |
| 2 | VSEN2 | Sense Pin for Voltage Detector 2. |
| 3 | CD | Pin for External Capacitor for Delay Time Setting of Voltage Detector 2. |
| 4 | $\overline{\text{RESET}}$ | Output Pin of Voltage Detector 2. Nch Open Drain Output. “L” Output at Detection. |
| 5 | $\overline{\text{DOUT}}$ | Output Pin of Voltage Detector 1. Nch Open Drain Output. “L” Output at Detection. |
| 6 | ROUT1 | Output Pin of Voltage Regulator 1. Connected to Collector of PNP Transistor. |
| 7 | IBC1 | Connected to Base of External PNP Transistor for Voltage Regulator 1 and controls Base Current. |
| 8 | GND | Ground Pin. |
| 9 | IBC2 | Connected to Base of External PNP Transistor for Voltage Regulator 2 and controls Base Current. |
| 10 | ROUT2 | Output Pin of Voltage Regulator 2. Connected to Collector of PNP Transistor. |
| 11 | CSW1 | Control Switch Input Pin for turning Voltage Regulator 1 ON/OFF. Input level for this Input Pin is Active “H” . |
| 12 | CSW2 | Control Switch Input Pin for turning Voltage Regulator 2 ON/OFF. Input level for this Input Pin is Active “H” |
| 13 | CSW3 | Control Switch Input Pin for turning Voltage Regulator 3 ON/OFF. Input level for this Input Pin is Active “H” . |
| 14 | VSEN1 | Sense Pin of Voltage Detector 1. |
| 15 | ROUT3 | Output Pin of Voltage Regulator 3. |
| 16 | VDD | VDD Pin. |

•RV5VE0×××(Optional Mask Version ICs)

| Pin No. | Symbol | Description |
|---------|---------------------------|--|
| 2 | To be named by User | 5 Pins Nos. 2, 11, 12, 13 and 14 can be designated as Input Pins by User's choice. Refer to Optional Mask Version Guide. Pins other than the above 5 Pins can be selected from the same pins as those used in R×5VE001×(Standard ICs) |
| 11 | | |
| 12 | | |
| 13 | | |
| 14 | | |

OPTIONAL MASK VERSION GUIDE

User can designate an optional mask version in accordance with the following Optional Mask Version Guide:

| Item | Description |
|--|---|
| Sense Pins of Voltage Detectors 1, 2 | <ul style="list-style-type: none"> sense Pins of Voltage Detectors 1, 2 can be connected to Output ROUT1, ROUT2, ROUT3, ROUT4 of Voltage Regulators, or VDD. |
| ON/OFF Control of Regulators and Detectors | <ul style="list-style-type: none"> ON/OFF Control of Voltage Regulators 1 to 4 and Voltage Detector 1 can be performed by 3 INPUT AND Gate. ON/OFF Control of Voltage Detector 2 can be directly performed. |
| ON/OFF Control by Toggle Input (only Pin 11) | <ul style="list-style-type: none"> ON/OFF Control of 4 Voltage Regulators and 2 Voltage Detectors can be performed by AND Gate of Toggle Input and Level Input. Edge Trigger Flip-Flop (Rise Edge Operation) is reset and Initialized at the rise of power source or at the detection operation of Voltage Detector 1 or 2. Flip-Flop can be reset by one shot pulse at the detection of Voltage Detector 1 or 2, or the reset state can be maintained during the detection operation. |
| Pins by User's Choice | <ul style="list-style-type: none"> Five Input Pins are available as User's Pins as shown in the TABLE shown below. ON/OFF Control Input Pins for Regulators and detectors. Sense Pins of Voltage Detectors 1,2. Active "H" Input or Active "L" Input can be selected. |
| Output of Voltage Detectors 1, 2 | <ul style="list-style-type: none"> RESET Output and DOUT Output, which are output from Voltage Detectors 1, 2, can be set at "L" or "H" at the time of the detection. RESET Output and DOUT Output, which are output from Voltage Detectors 1, 2, can be set at "L" or "H" at the time of OFF by ON/OFF Control. Output Signals of Voltage Detectors 1, 2 can perform ON/OFF control of Voltage Regulators 1 to 4. |

• Functions of Input Pins by User' Choice

| Pin No. | Symbol | Functions |
|---------|---------------------|---|
| 2 | To be named by User | Control Switch of Each Circuit, Sense Pin of Voltage Detector 1 or 2. |
| 11 | | Control Switch of Each Circuit, Schmitt trigger input possible. |
| 12 | | Control Switch of Each Circuit only. |
| 13 | | Control Switch of Each Circuit only. |
| 14 | | Control Switch of Each Circuit, Sense Pin of Voltage Detector 1 or 2. |

DESCRIPTION OF EACH CIRCUIT

1. Voltage Regulators 1,2

- Voltage Regulators 1, 2 are linear regulators which can be constructed of external PNP Transistor, and are capable of obtaining a large output current by a small Dropout Voltage.
- Output Voltage of each of Voltage Regulators 1, 2 can be set stepwise with a step of 0.1V in the range of 3V to 6V by laser trim.
- Voltage Regulators 1, 2 can be turned ON/OFF by Control Pins.
- Use External PNP Transistor of a low saturation type, with an h_{FE} of 100 or more.
- Use Voltage Regulators 1, 2 with the attachment of a Capacitor with a capacitance of 10 μ F or more to the Output Pins.

2. Voltage Regulators 3,4

- Voltage Regulators 3, 4 are CMOS type linear regulators and have the same structure as those of Voltage Regulators R \times 5RL and R \times 5RE series.
- Output Voltage of each of Voltage Regulators 3, 4 can be set stepwise with a step of 0.1V in the range of 2V to 6V by laser trim.
- Voltage Regulators 3, 4 can be turned ON/OFF by Control Pins.

3. Voltage Detector 1

- When Voltage Detector 1 detects the lowering of V_{SEN1} , the level of the output of Voltage Detector 1 becomes “L” level. The output of Voltage Detector 1 is Nch Open Drain Output.
- Voltage Detector 1 can be set as follows by optional mask:
 1. ON/OFF Control of Voltage Detector 1.
 2. Output of Voltage Detector 1 at the detection can be set at “L” level or “H” level.
 3. Output of Voltage Detector 1 at OFF can be set at “L” level or “H” level.
 4. Sense Pins of Voltage Detectors 1, 2 can be connected to Output ROUT1, ROUT2, ROUT3, ROUT4 of Voltage Regulators or V_{DD} within the IC.

4. Voltage Detector 2

- When Voltage Detector 2 detects the lowering of V_{SEN2} , the level of the output of Voltage Detector 2 becomes “L” level. The output of Voltage Detector 2 is Nch Open Drain Output.
- Voltage Detector 2 can set Reset Delay Time. Delay Time can be set in accordance with the capacitance C_D of External Capacitor as shown on the following pages.
- Voltage detector 2 can be set as follows by optional mask:
 1. ON/OFF Control of Voltage Detector 2.
 2. Output of Voltage Detector 2 at the detection can be set at “L” level or “H” level.
 3. Output of Voltage Detector 2 at OFF can be set at “L” level or “H” level.
 4. Sense Pins of Voltage Detectors 2 can be connected to Output ROUT1, ROUT2, ROUT3, ROUT4 of Voltage Regulators or V_{DD} within the IC.

- Formula for calculating Reset Delay Time is


$$t_D = 0.69 \times R_D \times C_D$$

wherein R_D is the resistance of a built-in resistor and can be set at $1M\Omega$ in IC, so that the above formula is:

$$t_D = 0.69 \times 10^6 \times C_D$$

Voltage Detector with Delay Circuit is constructed as shown below.

- Block Diagram of Voltage Detector with delay Circuit.



5. Main Power Source Control (in the case of Optional Mask Version)

- This IC includes built-in Edge Trigger Flip-Flop (Rising Edge Operation) and AND Gate, so that Main Power Source of any instruments can be turned ON/OFF by “AND” of Toggle Input and Level Input.
- Edge Trigger Flip-Flop is reset by One Shot Pulse Generator when Voltage Detector 1 or 2 detects the lowering of the voltage. This Flip-Flop can be continuously reset during the detection.

ABSOLUTE MAXIMUM RATINGS

| Symbol | Item | Rating | Unit |
|---------------------|--|------------------------------|------|
| V _{IN} | Input Voltage | +12 | V |
| V _{OUT} | Output Voltage | −0.3 to V _{IN} +0.3 | V |
| I _{OUT} | Output Current | 300 | mA |
| P _{D1} | Power Dissipation1 (16pin SSOP (0.8mm pitch)) | 500 | mW |
| P _{D2} | Power Dissipation2 (16pin SSOP (0.65mm pitch)) | 470 | mW |
| T _{opt} | Operating Temperature Range | −30 to +80 | °C |
| T _{stg} | Storage Temperature Range | −40 to +125 | °C |
| T _{solder} | Lead Temperature(Soldering) | 260°C 10s | |

ABSOLUTE MAXIMUM RATINGS

Absolute Maximum ratings are threshold limit values that must not be exceeded even for an instant under any conditions. Moreover, such values for any two items must not be reached simultaneously. Operation above these absolute maximum ratings may cause degradation or permanent damage to the device. These are stress ratings only and do not necessarily imply functional operation below these limits.

OVERALL CHARACTERISTICS

| Symbol | Item | Conditions | MIN. | TYP. | MAX. | Unit |
|-------------------|----------------------------------|--------------|------|------|------|------|
| V _{DD} | Operationg Voltage Range | | 1.5 | | 10.0 | V |
| ROUT1,2 | Output Voltage Setting Range 1 | Step of 0.1V | 3.0 | | 6.0 | V |
| ROUT3,4 | Output Voltage Setting Range 2 | Step of 0.1V | 2.0 | | 6.0 | V |
| −V _{DET} | Detector Threshold Setting Range | Step of 0.1V | 2.0 | | 6.0 | V |

• Electrical Characteristics of R×5VE001×

The following three types of ICs are available as Standard ICs. The details of these ICs are shown in the section of Electrical Characteristics on the following pages:

• List of Standard Voltage Settings

| Type Number | R×5VE001A | R×5VE001B | R×5VE001C |
|------------------------------------|-----------|-----------|-----------|
| Output Voltage of Regulator 1 to 4 | 5.0V | 4.0V | 3.0V |
| Threshold Voltage of Detector 1 | 5.4V | 4.4V | 3.4V |
| Threshold Voltage of Detector 2 | 4.5V | 3.5V | 2.5V |
| Conditions for Input Voltage | 6.0V | 4.8V | 3.6V |

• RV5VE001A

Voltage Regulators 1, 2 [RV5VE001A]

T_{opt}=25°C

| Symbol | Item | Conditions | MIN. | TYP. | MAX. | Unit |
|---|---|---|-------|-------|-------|--------|
| ROUT1,2 | Output Voltage | | 4.875 | 5.000 | 5.125 | V |
| ISS1,2 | Quiescent Current | I _{OUT} =0mA | | | 100 | μA |
| Iopr1,2 | Supply Current | I _{OUT} =80mA | | | 1 | mA |
| VDIF1,2 | Dropout Voltage | ROUT1,2=5.0V, I _{OUT} =80mA | | 0.05 | 0.3 | V |
| $\frac{\Delta V_{OUT}}{\Delta I_{OUT}}$ | Load Regulation | ROUT1,2=5.0V 1mA ≤ I _{OUT} ≤ 80mA | | | 50 | mV |
| $\frac{\Delta V_{OUT}}{\Delta V_{IN}}$ | Line Regulation | ROUT1,2+0.3V ≤ V _{IN} ≤ 10.0V | | 0.05 | 0.3 | %/V |
| RR | Ripple Rejection | f=120Hz, Ripple 0.5Vrms | 40 | 60 | | dB |
| Ilim1,2 | Current Limit | Base Current of IB1,2 of PNP Transistor | 3 | | 10 | mA |
| $\frac{\Delta V_{OUT}}{\Delta T_{opt}}$ | Output Voltage Temperature Coefficient | | | ±100 | | ppm/°C |

(Note 1) Unless otherwise provided, V_{DD} = 6.0V, I_{OUT} = 50mA, C_o = 10μF, R_{be} = 100kΩ.(Note 2) Use External Transistor with h_{FE} ≥ 100.(Note 3) Quiescent Current = Operating Current of Regulators 1, 2 + 0.6/R_{be}.(Note 4) Supply Current = Quiescent (No Load) Current + Load Current/h_{FE}.

Voltage Regulator 3 [RV5VE001A]

T_{opt}=25°C

| Symbol | Item | Conditions | MIN. | TYP. | MAX. | Unit |
|---|---|---|-------|-------|-------|--------|
| ROUT3 | Output Voltage | | 4.875 | 5.000 | 5.125 | V |
| ISS3 | Supply Current | | | 5.0 | 10.0 | μA |
| VDIF3 | Dropout Voltage | ROUT3=5.0V, I _{OUT} =50mA | | | 0.3 | V |
| $\frac{\Delta V_{OUT}}{\Delta I_{OUT}}$ | Load Regulation | ROUT3=5.0V 1mA ≤ I _{OUT} ≤ 50mA | | | 50 | mV |
| $\frac{\Delta V_{OUT}}{\Delta V_{IN}}$ | Line Regulation | ROUT3+0.5V ≤ V _{IN} ≤ 10.0V | | 0.05 | 0.3 | %/V |
| Ilim3 | Current Limit | | 100 | | 300 | mA |
| $\frac{\Delta V_{OUT}}{\Delta T_{opt}}$ | Output Voltage Temperature Coefficient | | | ±100 | | ppm/°C |

(Note) Unless otherwise provided, V_{DD} = 6.0V, I_{OUT} = 30mA

Voltage Regulator 4 [RV5VE001A]

T_{opt}=25°C

| Symbol | Item | Conditions | MIN. | TYP. | MAX. | Unit |
|---|---|---------------------------------|-------|-------|-------|--------|
| ROUT4 | Output Voltage | | 4.875 | 5.000 | 5.125 | V |
| ISS4 | Supply Current | | | 1.3 | 3.9 | μA |
| VDIF4 | Dropout Voltage | ROUT4=5.0V, IOUT=20mA | | | 0.3 | V |
| $\frac{\Delta V_{OUT}}{\Delta I_{OUT}}$ | Load Regulation | ROUT4=5.0V 1mA ≤ IOUT ≤ 20mA | | | 50 | mV |
| $\frac{\Delta V_{OUT}}{\Delta V_{IN}}$ | Line Regulation | ROUT4+0.5V ≤ VIN ≤ 10.0V | | 0.05 | 0.3 | %/V |
| Ilim4 | Current Limit | | 100 | | 300 | mA |
| $\frac{\Delta V_{OUT}}{\Delta T_{opt}}$ | Output Voltage Temperature Coefficient | | | ±100 | | ppm/°C |

(Note) Unless otherwise provided, VDD = 6.0V, IOUT = 10mA

Voltage Detectors 1,2 [RV5VE001A]

T_{opt}=25°C

| Symbol | Item | Conditions | MIN. | TYP. | MAX. | Unit |
|---|---|------------------------------|-------|------------------|-------|--------|
| -VDET1 | Detector Threshold 1 | Voltage Detector 1 | 5.265 | 5.400 | 5.535 | V |
| -VDET2 | Detector Threshold 2 | Voltage Detector 2 | 4.388 | 4.500 | 4.612 | V |
| VHYS | Detector Threshold Hysteresis | | | (-VDET) ×0.05 | | V |
| ISS5 | Supply Current | Voltage Detector 1, VDD=6.0V | | 1.3 | 3.9 | μA |
| ISS6 | | Voltage Detector 2, VDD=6.0V | | 1.5 | 4.5 | μA |
| IOUT | Output Current | VDS=0.5V, VDD=1.5V | | 1.5 | | mA |
| | | VDS=0.5V, VDD=6.0V | | 11.6 | | |
| RD | Output Delay Resistor | Voltage Detector 2 only | 0.5 | 1.0 | 2.0 | MΩ |
| ISEN | Sense Pin Input Current | VSEN=6.0V | | 0.5 | 2 | μA |
| $\frac{\Delta V_{DET}}{\Delta T_{opt}}$ | Detector Threshold Temperature Coefficient | | | ±100 | | ppm/°C |

(Note) Unless otherwise provided, VDD = 6.0V.

Input Pins [RV5VE001A]

T_{opt}=25°C

| Symbol | Item | Conditions | MIN. | TYP. | MAX. | Unit |
|-------------------|---|------------|------|------|-----------------|------|
| I _{leak} | Input Leakage Current | | −1 | | 1 | μA |
| V _{IL} | Control Switch Low Level Input Voltage | CSW1 to 4 | 0 | | 0.8 | V |
| V _{IH} | Control Switch High Level Input Voltage | CSW1 to 4 | 2.4 | | V _{DD} | V |
| V _{SIL} | Schmitt Trigger Low Level Input Voltage | Optional | | | | V |
| V _{SIH} | Schmitt Trigger High Level Input Voltage | Optional | | | | V |
| V _{HYS} | Schmitt Trigger Hysteresis Voltage | Optional | | | | V |

(Note) Unless otherwise provided, V_{DD} = 6.0V.

• RV5VE001B

Voltage Regulators 1, 2 [RV5VE001B]

T_{opt}=25°C

| Symbol | Item | Conditions | MIN. | TYP. | MAX. | Unit |
|---|---|--|-------|-------|-------|--------|
| R _{OUT1,2} | Output Voltage | | 3.900 | 4.000 | 4.100 | V |
| I _{SS1,2} | Quiescent Current | I _{OUT} =0mA | | | 100 | μA |
| I _{opr1,2} | Supply Current | I _{OUT} =80mA | | | 1 | mA |
| V _{DIF1,2} | Dropout Voltage | R _{OUT1,2} =4.0V, I _{OUT} =80mA | | 0.05 | 0.3 | V |
| $\frac{\Delta V_{OUT}}{\Delta I_{OUT}}$ | Load Regulation | R _{OUT1,2} =4.0V 1mA ≤ I _{OUT} ≤ 80mA | | | 50 | mV |
| $\frac{\Delta V_{OUT}}{\Delta V_{IN}}$ | Line Regulation | R _{OUT1,2} +0.3V ≤ V _{IN} ≤ 10.0V | | 0.05 | 0.3 | %/V |
| RR | Ripple Rejection | f=120Hz, Ripple 0.5Vrms | 40 | 60 | | dB |
| I _{lim1,2} | Current Limit | Base Current of IB1,2 of PNP Transistor | 3 | | 10 | mA |
| $\frac{\Delta V_{OUT}}{\Delta T_{opt}}$ | Output Voltage Temperature Coefficient | | | ±100 | | ppm/°C |

(Note 1) Unless otherwise provided, V_{DD} = 4.8V, I_{OUT} = 50mA, C_O = 10μF, R_{be} = 100kΩ.(Note 2) Use External Transistor with h_{FE} ≥ 100.(Note 3) Quiescent Current = Operating Current of Regulators 1, 2 + 0.6/R_{be}.(Note 4) Supply Current = Quiescent (No Load) Current + Load Current/h_{FE}.

Voltage Regulator 3 [RV5VE001B]

T_{opt}=25°C

| Symbol | Item | Conditions | MIN. | TYP. | MAX. | Unit |
|---|---|--|-------|-------|-------|--------|
| R _{OUT3} | Output Voltage | | 3.900 | 4.000 | 4.100 | V |
| I _{SS3} | Supply Current | | | 5.0 | 10.0 | μA |
| V _{DIF3} | Dropout Voltage | R _{OUT3} =4.0V, I _{OUT} =43mA | | | 0.3 | V |
| $\frac{\Delta V_{OUT}}{\Delta I_{OUT}}$ | Load Regulation | R _{OUT3} =4.0V 1mA ≤ I _{OUT} ≤ 43mA | | | 50 | mV |
| $\frac{\Delta V_{OUT}}{\Delta V_{IN}}$ | Line Regulation | R _{OUT3} +0.5V ≤ V _{IN} ≤ 10.0V | | 0.05 | 0.3 | %/V |
| I _{lim3} | Current Limit | | 100 | | 300 | mA |
| $\frac{\Delta V_{OUT}}{\Delta T_{opt}}$ | Output Voltage Temperature Coefficient | | | ±100 | | ppm/°C |

(Note) Unless otherwise provided, V_{DD} = 4.8V, I_{OUT} = 30mA.

Voltage Regulator 4 [RV5VE001B]

T_{opt}=25°C

| Symbol | Item | Conditions | MIN. | TYP. | MAX. | Unit |
|---|---|-----------------------------------|-------|-------|-------|--------|
| ROUT4 | Output Voltage | | 3.900 | 4.000 | 4.100 | V |
| ISS4 | Supply Current | | | 1.3 | 3.9 | μA |
| VDIF4 | Dropout Voltage | ROUT4=4.0V, IOUT=17.5mA | | | 0.3 | V |
| $\frac{\Delta V_{OUT}}{\Delta I_{OUT}}$ | Load Regulation | ROUT4=4.0V 1mA ≤ IOUT ≤ 17.5mA | | | 50 | mV |
| $\frac{\Delta V_{OUT}}{\Delta V_{IN}}$ | Line Regulation | ROUT4+0.5V ≤ VIN ≤ 10.0V | | 0.05 | 0.3 | %/V |
| Ilim4 | Current Limit | | 100 | | 300 | mA |
| $\frac{\Delta V_{OUT}}{\Delta T_{opt}}$ | Output Voltage Temperature Coefficient | | | ±100 | | ppm/°C |

(Note) Unless otherwise provided, VDD = 4.8V, IOUT = 10mA

Voltage Detectors 1,2 [RV5VE001B]

T_{opt}=25°C

| Symbol | Item | Conditions | MIN. | TYP. | MAX. | Unit |
|---|---|------------------------------|-------|------------------|-------|--------|
| -VDET1 | Detector Threshold 1 | Voltage Detector 1 | 4.290 | 4.400 | 4.510 | V |
| -VDET2 | Detector Threshold 2 | Voltage Detector 2 | 3.413 | 3.500 | 3.587 | V |
| VHYS | Detector Threshold Hysteresis | | | (-VDET) ×0.05 | | V |
| ISS5 | Supply Current | Voltage Detector 1, VDD=4.8V | | 1.2 | 3.6 | μA |
| ISS6 | | Voltage Detector 2, VDD=4.8V | | 1.4 | 4.2 | μA |
| IOUT | Output Current | VDS=0.5V, VDD=1.5V | | 1.5 | | mA |
| | | VDS=0.5V, VDD=4.8V | | 9.0 | | |
| RD | Output Delay Resistor | Voltage Detector 2 only | 0.5 | 1.0 | 2.0 | MΩ |
| ISEN | Sense Pin Input Current | VSEN=4.8V | | 0.4 | 1.6 | μA |
| $\frac{\Delta V_{DET}}{\Delta T_{opt}}$ | Detector Threshold Temperature Coefficient | | | ±100 | | ppm/°C |

(Note) Unless otherwise provided, VDD = 4.8V.

Input Pins [RV5VE001B]

T_{opt}=25°C

| Symbol | Item | Conditions | MIN. | TYP. | MAX. | Unit |
|-------------------|---|------------|------|------|-----------------|------|
| I _{leak} | Input Leakage Current | | -1 | | 1 | μA |
| V _{IL} | Control Switch Low Level Input Voltage | CSW1 to 4 | 0 | | 0.8 | V |
| V _{IH} | Control Switch High Level Input Voltage | CSW1 to 4 | 2.0 | | V _{DD} | V |
| V _{SIL} | Schmitt Trigger Low Level Input Voltage | Optional | | | | V |
| V _{SIH} | Schmitt Trigger High Level Input Voltage | Optional | | | | V |
| V _{HYS} | Schmitt Trigger Hysteresis Voltage | Optional | | | | V |

(Note) Unless otherwise provided, V_{DD} = 4.8V.

• RV5VE001C

Voltage Regulators 1, 2 [RV5VE001C]

T_{opt}=25°C

| Symbol | Item | Conditions | MIN. | TYP. | MAX. | Unit |
|---|---|---|-------|-------|-------|--------|
| ROUT1,2 | Output Voltage | | 2.925 | 3.000 | 3.075 | V |
| ISS1,2 | Quiescent Current | I _{OUT} =0mA | | | 100 | μA |
| Iopr1,2 | Supply Current | I _{OUT} =80mA | | | 1 | mA |
| VDIF1,2 | Dropout Voltage | ROUT1,2=3.0V, I _{OUT} =80mA | | 0.05 | 0.3 | V |
| $\frac{\Delta V_{OUT}}{\Delta I_{OUT}}$ | Load Regulation | ROUT1,2=3.0V 1mA ≤ I _{OUT} ≤ 80mA | | | 50 | mV |
| $\frac{\Delta V_{OUT}}{\Delta V_{IN}}$ | Line Regulation | ROUT1,2+0.3V ≤ V _{IN} ≤ 10.0V | | 0.05 | 0.3 | %/V |
| RR | Ripple Rejection | f=120Hz, Ripple 0.5Vrms | 40 | 60 | | dB |
| Ilim1,2 | Current Limit | Base Current of IB1,2 of PNP Transistor | 3 | | 10 | mA |
| $\frac{\Delta V_{OUT}}{\Delta T_{opt}}$ | Output Voltage Temperature Coefficient | | | ±100 | | ppm/°C |

(Note 1) Unless otherwise provided, V_{DD} = 3.6V, I_{OUT} = 50mA, C_o = 10μF, R_{be} = 100kΩ.(Note 2) Use External Transistor with h_{FE} ≥ 100.(Note 3) Quiescent Current = Operating Current of Regulators 1, 2 + 0.6/R_{be}.(Note 4) Supply Current = Quiescent (No Load) Current + Load Current/h_{FE}.

Voltage Regulator 3 [RV5VE001C]

T_{opt}=25°C

| Symbol | Item | Conditions | MIN. | TYP. | MAX. | Unit |
|---|---|---|-------|-------|-------|--------|
| ROUT3 | Output Voltage | | 2.925 | 3.000 | 3.075 | V |
| ISS3 | Supply Current | | | 5.0 | 10.0 | μA |
| VDIF3 | Dropout Voltage | ROUT3=3.0V, I _{OUT} =35mA | | | 0.3 | V |
| $\frac{\Delta V_{OUT}}{\Delta I_{OUT}}$ | Load Regulation | ROUT3=3.0V 1mA ≤ I _{OUT} ≤ 35mA | | | 50 | mV |
| $\frac{\Delta V_{OUT}}{\Delta V_{IN}}$ | Line Regulation | ROUT3+0.5V ≤ V _{IN} ≤ 10.0V | | 0.05 | 0.3 | %/V |
| Ilim3 | Current Limit | | 100 | | 300 | mA |
| $\frac{\Delta V_{OUT}}{\Delta T_{opt}}$ | Output Voltage Temperature Coefficient | | | ±100 | | ppm/°C |

(Note) Unless otherwise provided, V_{DD} = 3.6V, I_{OUT} = 30mA

Voltage Regulator 4 [RV5VE001C]

T_{opt}=25°C

| Symbol | Item | Conditions | MIN. | TYP. | MAX. | Unit |
|---|---|---------------------------------|-------|-------|-------|--------|
| ROUT4 | Output Voltage | | 2.925 | 3.000 | 3.075 | V |
| ISS4 | Supply Current | | | 1.1 | 3.3 | μA |
| VDIF4 | Dropout Voltage | ROUT4=3.0V, IOUT=15mA | | | 0.3 | V |
| $\frac{\Delta V_{OUT}}{\Delta I_{OUT}}$ | Load Regulation | ROUT4=3.0V 1mA ≤ IOUT ≤ 15mA | | | 50 | mV |
| $\frac{\Delta V_{OUT}}{\Delta V_{IN}}$ | Line Regulation | ROUT4+0.5V ≤ VIN ≤ 10.0V | | 0.05 | 0.3 | %/V |
| Ilim4 | Current Limit | | 100 | | 300 | mA |
| $\frac{\Delta V_{OUT}}{\Delta T_{opt}}$ | Output Voltage Temperature Coefficient | | | ±100 | | ppm/°C |

(Note) Unless otherwise provided, V_{DD} = 3.6V, I_{OUT} = 10mA

Voltage Detectors 1,2 [RV5VE001C]

T_{opt}=25°C

| Symbol | Item | Conditions | MIN. | TYP. | MAX. | Unit |
|---|---|------------------------------|-------|------------------|-------|--------|
| -VDET1 | Detector Threshold 1 | Voltage Detector 1 | 3.315 | 3.400 | 3.485 | V |
| -VDET2 | Detector Threshold 2 | Voltage Detector 2 | 2.438 | 2.500 | 2.562 | V |
| VHYS | Detector Threshold Hysteresis | | | (-VDET) ×0.05 | | V |
| ISS5 | Supply Current | Voltage Detector 1, VDD=3.6V | | 1.1 | 3.3 | μA |
| ISS6 | | Voltage Detector 2, VDD=3.6V | | 1.3 | 3.9 | μA |
| IOUT | Output Current | VDS=0.5V, VDD=1.5V | | 1.5 | | mA |
| | | VDS=0.5V, VDD=3.6V | | 6.5 | | |
| RD | Output Delay Resistor | Voltage Detector 2 only | 0.5 | 1.0 | 2.0 | MΩ |
| ISEN | Sense Pin Input Current | VSEN=3.6V | | 0.3 | 1.2 | μA |
| $\frac{\Delta V_{DET}}{\Delta T_{opt}}$ | Detector Threshold Temperature Coefficient | | | ±100 | | ppm/°C |

(Note) Unless otherwise provided, V_{DD} = 6.0V.

Input Pins [RV5VE001C]


T_{opt}=25°C

| Symbol | Item | Conditions | MIN. | TYP. | MAX. | Unit |
|-------------------|---|------------|------|------|-----------------|------|
| I _{leak} | Input Leakage Current | | -1 | | 1 | μA |
| V _{IL} | Control Switch Low Level Input Voltage | CSW1 to 4 | 0 | | 0.6 | V |
| V _{IH} | Control Switch High Level Input Voltage | CSW1 to 4 | 1.6 | | V _{DD} | V |
| V _{SIL} | Schmitt Trigger Low Level Input Voltage | Optional | | | | V |
| V _{SIH} | Schmitt Trigger High Level Input Voltage | Optional | | | | V |
| V _{HYS} | Schmitt Trigger Hysteresis Voltage | Optional | | | | V |

(Note) Unless otherwise provided, V_{DD} = 3.6V.

OPERATION

• Regulators 1,2




Each of Regulators 1 and 2 is operating with an external PNP transistor as shown in the above figure. Regulators 1 and 2 divide Output Voltage V_{OUT} by Feed-back Registers R1 and R2, and the divided voltage at the node between Registers R1 and R2 is compared with the reference voltage by Error Amplifier, so that the base current of the PNP transistor is adjusted, and a constant voltage is output. The output current from each of Regulators 1 and 2 is monitored by Current Limiter, and when the output current exceeds a limit current, Current Limiter limits the base current of the PNP transistor to the specified limit current.

The level of input signals to CSW 1, 2 is set at the same level as the output voltage level of ROUT4 by built-in level shift circuit.

Phase compensation is made externally with C1,2.

• Regulators 3,4




Regulators 3 and 4 divide Output Voltage V_{OUT} by feed-back Registers R1 and R2, and the divided voltage at the node between Registers R1 and R2 is compared with the reference voltage by Error Amplifier, so that a constant voltage is output. The output current from each of Regulators 3 and 4 is monitored by Current Limiter, and when the output current exceeds a limit current, Current Limiter limits the output current to the limit current.


Regulator 4 is connected at Point to the GND in the above figure, so that Regulator 4 is always in operation.

The level of input signals to CSW1, 2 is set at the same level as the output voltage level of ROUT4 by built-in level shift circuits.

- **Detector 1**



Operation Diagram



| Step | | Step 1 | Step 2 | Step 3 | Step 4 | Step 5 |
|-----------------------------------|-----|--------|--------|------------|--------|--------|
| Comparator(+)Pin Input Voltage | | I | II | II | II | I |
| Comparator Output | | H | L | L | L | H |
| Tr. 1 | | OFF | ON | ON | ON | OFF |
| Output Tr. | Nch | OFF | ON | Indefinite | ON | OFF |

$$\text{I. } \frac{R_b + R_c}{R_a + R_b + R_c} \cdot V_{DD}$$


$$\text{II. } \frac{R_b}{R_a + R_b} \cdot V_{DD}$$

Step of Operation


The following descriptions deal with VDD pin and VSEN1 pin as connected each other, but Detector 1 can be detected the different voltage from VDD through VSEN1 pin.

- Step 1. Output Voltage is equal to Pull-up Voltage.
- Step 2. When Input Voltage (V_{SEN1}) reaches the state of $V_{ref} \geq V_{SEN1} \cdot (R_b + R_c) / (R_a + R_b + R_c)$ at Point A (Detected Voltage $-V_{DET}$), the output of Comparator is reversed, so that Output Voltage becomes GND.
- Step 3. Output Voltage becomes indefinite when Power Source Voltage (V_{DD}) is smaller than Minimum Operating Voltage. When the output is pulled-up, V_{DD} is output.
- Step 4. Output Voltage becomes equal to GND.
- Step 5. When Input Voltage to (V_{SEN1}) reaches the state of $V_{ref} \leq V_{SEN1} \cdot R_b / (R_a + R_b)$ at Point B (Released Voltage $+V_{DET}$), the output of Comparator is reversed, so that Output Voltage becomes equal to Pulled-up Voltage.

• Detector 2



Operation Diagram



| Step | Step 1 | Step 2 | Step 3 | Step 4 | Step 5 |
|------------------------------------|--------|--------|--------|------------|--------|
| Comparato (+) Pin Input Voltage | I | II | II | II | I |
| Comparator Output | H | L | L | L | H |
| Tr. 1 | OFF | ON | ON | ON | OFF |
| Output Tr. | Nch | OFF | ON | Indefinite | ON |

I. $\frac{R_b + R_c}{R_a + R_b + R_c} \cdot V_{DD}$

II. $\frac{R_b}{R_a + R_b} \cdot V_{DD}$

Step of Operation

The following descriptions deal with VDD pin and VSEN2 pin as connected each other, but Detector 2 can be detected the different voltage from VDD through VSEN2 pin.

- Step 1. Output Voltage is equal to Pull-up Voltage.

Step 2. When Input Voltage (VSEN2) reaches the state of $V_{ref} \geq V_{SEN2} \cdot (R_b + R_c) / (R_a + R_b + R_c)$ at Point A (Detected Voltage $-V_{DET}$), the output of Comparator is reversed, so that Output Voltage becomes GND. Discharging is performed from Cd pin connected to External Capacitor. No delay time is generated.


Step 3. Output Voltage becomes indefinite when Power Source Voltage (VDD) is smaller than Minimum Operating Voltage. When the output is pulled-up, VDD is output.

Step 4. Output Voltage becomes equal to GND.

Step 5. When Input Voltage (VSEN2) reaches the state of $V_{ref} \leq V_{SEN2} \cdot R_b / (R_a + R_b)$ at Point B (Released Voltage $+V_{DET}$), the output of Comparator is reversed, and the External Capacitor is charged through Cd pin, so that Output Voltage becomes equal to Pulled-up Voltage after a delay time $T_D (= 0.69 \times 10^6 \times C_D)$.

TEST CIRCUITS (RV5VE001A,B,C)


• Test Circuit 1



- Output Voltage
- Quiescent Current
- Dropout Voltage
- Load Regulation
- Line Regulation
- Current Limit (Regulator 3, 4)
- Output Voltage Temperature Coefficient
- Detector Threshold
- Detector Threshold Hysteresis
- Output Voltage Transient Response

| | CSW1 | CSW2 | CSW3 |
|-------------|------|------|------|
| Regulator 1 | H | L | L |
| Regulator 2 | L | H | L |
| Regulator 3 | L | L | H |
| Regulator 4 | L | L | L |
| Detector 1 | L | L | L |
| Detector 2 | L | L | L |


• Test Circuit 2



- Ripple Rejection (Regulator 1, 2)

| | CSW1 | CSW2 |
|-------------|------|------|
| Regulator 1 | H | L |
| Regulator 2 | L | H |


• Test Circuit 3



· Current Limit (Regulator 1, 2)

| | CSW1 | CSW2 |
|-------------|------|------|
| Regulator 1 | H | L |
| Regulator 2 | L | H |

• Test Circuit 4









· Output Current (Detector 1, 2)




TYPICAL CHARACTERISTICS (RV5VE001A)

• Regulator Section



1) Output Voltage vs. Input Voltage




2) Output Voltage vs. Output Current




3) Dropout Voltage vs. Output Current








4) Output Voltage vs. Temperature




5) Ripple Rejection vs. Frequency






6) Line Transient Response 1










7) Line Transient Response 2




8) Supply Current vs. Input Voltage






9) Supply Current vs. Temperature






10) Output Voltage Transient Response for “CSW” Input Voltage Step




(Note) 0μs point is synchronous with being “H” state of Control Switch.

• Detectors



1) Output Voltage vs. Input Voltage





2) Output Current vs. Input Voltage




3) Supply Current vs. Input Voltage




4) Detected/Released Voltage vs. Temperature




**5) Output Delay Time (falling edge) vs.
Load Capacitance**




**6) Output Delay Time (rising edge) vs.
Input Voltage**



**7) Output Delay Time (falling edge) vs.
 C_D Pin External Capacitance**









**8) Output Delay Time (rising edge) vs.
 C_D Pin External Capacitance**






TYPICAL CHARACTERISTICS (RV5VE001B)

• Regulators



1) Output Voltage vs. Input Voltage




2) Output Voltage vs. Output Current




3) Dropout Voltage vs. Output Current








4) Output Voltage vs. Temperature




5) Ripple Rejection vs. Frequency






6) Line Transient Response 1










7) Line Transient Response 2




8) Supply Current vs. Input Voltage






9) Supply Current vs. Temperature






10) Output Voltage Transient Response for “CSW” Input Voltage Step




(Note) 0μs point is synchronous with being “H” state of Control Switch.

• Detectors



1) Output Voltage vs. Input Voltage





2) Output Current vs. Input Voltage




3) Supply Current vs. Input Voltage




4) Detected/Released Voltage vs. Temperature




**5) Output Delay Time (falling edge) vs.
Load Capacitance**




**6) Output Delay Time (rising edge) vs.
Input Voltage**



**7) Output Delay Time (falling edge) vs.
 C_D Pin External Capacitance**









**8) Output Delay Time (rising edge) vs.
 C_D Pin External Capacitance**






TYPICAL CHARACTERISTICS (RV5VE001C)

• Regulator Section



1) Output Voltage vs. Input Voltage




2) Output Voltage vs. Output Current




3) Dropout Voltage vs. Output Current








4) Output Voltage vs. Temperature




5) Ripple Rejection vs. Frequency






6) Line Transient Response 1










7) Line Transient Response 2




8) Supply Current vs. Input Voltage






9) Supply Current vs. Temperature






10) Output Voltage Transient Response for “CSW” Input Voltage Step




(Note) Control Switch becomes ON (“H”) at 0μs.

• Detectors



1) Output Voltage vs. Input Voltage





2) Output Current vs. Input Voltage




3) Supply Current vs. Input Voltage




4) Detected/Released Voltage vs. Temperature




**5) Output Delay Time (falling edge) vs.
Load Capacitance**




**6) Output Delay Time (rising edge) vs.
Input Voltage**



**7) Output Delay Time (falling edge) vs.
 C_D Pin External Capacitance**



**8) Output Delay Time (rising edge) vs.
 C_D Pin External Capacitance**




TYPICAL APPLICATION

• RV5VE001×

In this example of the circuit, the output of Regulator 4 is used as the power source for CPU. The voltage input to CSW 1, 2, 3 pins is subject to level shift within the IC so as to have the same level as that of the voltage of CPU. Therefore CSW 1, 2, 3 pins can be directly connected to CPU. Detector 1 monitors the voltage of the battery and Detector 2 monitors the voltage of the power source for CPU.

Application for Cellular Phones (RV5VE001×



APPLICATION HINTS

When using these ICs, be sure to take care of the following points :


- Minimize the impedance of VDD and GND wiring. In particular, with respect to the VDD wiring, the output current of Regulators flows thereinto, so that when the wiring impedance is high, the operation of the IC tends to be unstable and is vulnerable to noise.
- Provide a capacitor with a capacitance of about 10 μ F between VDD pin and GND pin with a minimum wiring length.
- Rush current flows into the capacitor connected to the output of Regulators at the start of the operation of the Regulators. In particular, Regulators 1, 2 are equipped with External PNP Transistor and accordingly have excellent drive performance. Therefore, when Regulators 1, 2 start to operate, for example, under the conditions that h_{FE} of External PNP Transistor is 100 and the base current of the limiter is 5mA, a rush current of 500mA flows into the regulators. When the wiring impedance is high, the Power Source Voltage applied to IC tends to be varied by the rush current, so that the operation of IC may be adversely affected by the variation of the Power Source Voltage.
- In these ICs phase compensation is made for securing stable operation even when the load current is varied. Select the capacitors C1 to C4 connecting the Pin ROUT1 to ROUT4 with good frequency characteristics and small ESR.
- Be sure to connect a resistor with a resistance of about 100k Ω between the base and the emitter for preventing the oscillation.
- Set external parts as close as possible to the IC and minimize the connection between the parts and the IC.
- When using a capacitor connected to C_D pin, use a Schottky Barrier Diode (SBD) to discharge C_D capacitor at the time of abrupt fluctuation of power source voltage.

APPLICATION FOR CELLULAR PHONES (RV5VE0XXX:Optional Mask Version)


This Optional Mask Version's application operates as follows.

- Regulator 1, 2 : Regulator 1 and 2 can be enabled and disabled through Toggle Input and CPU signal CSW1.
- Regulator 3 : Regulator 3 can be enabled and disabled through Toggle Input and CPU signal CSW2.
- Regulator 4 : Regulator 4 is always enabled by dry cells (when the VDD voltage is maintained higher than minimum operating voltage). The output of Regulator 4 is not only the power source for CPU but also the level shift voltage of CSW 1, 2 pins. Therefore CSW1, 2 pins can be directly connected to CPU.
- Detector 1, 2 : Detector 1 and 2 monitor the VDD level and the output of Regulator 4 respectively. Furthermore Detector 2 can generate the output-delay time (time delay to output rising edge) by connecting a capacitor to CD pin.
- TFF : TFF can be reset by the output of power-on-reset and Detector 2 (through one shot pulse generator), while TFF is in the reset state Regulator 1, Regulator 2 and Regulator 3 are disabled.

one shot pulse generator operation



Application for Cellular Phones (RV5VE0×××)


$$C_{1,2,5}=10\mu\text{F}/C_{3,4}=0.1\mu\text{F}/C_6=1\mu\text{F}/C_D=0.1\mu\text{F}$$
$$R_{1,2,3,4}=100\text{k}\Omega/R_5=10\text{k}\Omega/R_6=47\Omega$$

Tr: 2SB799(NEC PNP type,hFE=100 to 200)

SBD: MA717(Panasonic)