

*1M x 16 Bit CMOS Dynamic RAM with Extended Data Out***FEATURES**• **Performance range:**

|                         | t <sub>TRAC</sub> | t <sub>CAC</sub> | t <sub>RC</sub> | t <sub>HPC</sub> |
|-------------------------|-------------------|------------------|-----------------|------------------|
| KM416V1004A-6/A-L6/A-F6 | 60ns              | 17ns             | 110ns           | 24ns             |
| KM416V1004A-7/A-L7/A-F7 | 70ns              | 20ns             | 130ns           | 29ns             |
| KM416V1004A-8/A-L8/A-F8 | 80ns              | 20ns             | 150ns           | 34ns             |


- **Extended Data Out Mode**  
(Fast Page Mode with Extended Data Out)
- **2 CAS Byte/Word Read/Write operation**
- **CAS-before-RAS refresh capability**
- **RAS-only and Hidden Refresh capability**
- **TTL compatible inputs and outputs**
- **Early write or output enable controlled write**
- **Triple +3.3V ± 0.3V power supply**
- **Refresh Cycle**
  - 4096 cycle/64ms (Normal)
  - 4096 cycle/128ms (L-version)
  - 4096 cycle/128ms (F-version)
- **JEDEC standard pinout**
- **Available in plastic SOJ and TSOP(II) packages**

**GENERAL DESCRIPTION**


The Samsung KM416V1004A/A-L/A-F is a CMOS high speed 1,048,576 bit x 16 Dynamic Random Access Memory. Its design is optimized for high performance applications such as personal computer, and high performance portable computers.

The KM416V1004A/A-L/A-F features EDO Mode operation which allows high speed random access of memory cells within the same row. CAS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. All inputs and outputs are fully TTL compatible.

The KM416V1004A/A-L/A-F is fabricated using Samsung's advanced CMOS process.

**FUNCTIONAL BLOCK DIAGRAM**

## PIN CONFIGURATION (Top Views)



## ABSOLUTE MAXIMUM RATINGS\*

| Parameter   | Symbol                             | Rating      | Units |
|---|------------------------------------|-------------|-------|
| Voltage on Any Pin Relative to Vss                | V <sub>IN</sub> , V <sub>OUT</sub> | -0.5 to 4.6 | V     |
| Voltage on V <sub>DD</sub> Supply Relative to Vss | V <sub>DD</sub>                    | -0.5 to 4.6 | V     |
| Storage Temperature                               | T <sub>stg</sub>                   | -55 to +150 | °C    |
| Power Dissipation                                 | P <sub>D</sub>                     | 1           | W     |
| Short Circuit Output Current                      | I <sub>OS</sub>                    | 50          | mA    |

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, T<sub>A</sub>=0 to 70°C)

| Parameter          | Symbol          | Min  | Typ | Max                  | Unit |
|--------------------|-----------------|------|-----|----------------------|------|
| Supply Voltage     | V <sub>DD</sub> | 3.0  | 3.3 | 3.6                  | V    |
| Ground             | Vss             | 0    | 0   | 0                    | V    |
| Input High Voltage | V <sub>IH</sub> | 2.1  | —   | V <sub>DD</sub> +0.3 | V    |
| Input Low Voltage  | V <sub>IL</sub> | -0.3 | —   | 0.8                  | V    |

## DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

| Parameter  |   | Symbol           | Min | Max              | Units                                |
|--|---|------------------|-----|------------------|--------------------------------------|
| Operating Current*<br>( $\overline{\text{RAS}}$ , $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ , Address Cycling @trc=min.)  | KM416V1004A-6/A-L6/A-F6<br>KM416V1004A-7/A-L7/A-F7<br>KM416V1004A-8/A-L8/A-F8 | I <sub>CC1</sub> | -   | 90<br>80<br>70   | mA<br>mA<br>mA                       |
| Standby Current<br>( $\overline{\text{RAS}}=\overline{\text{UCAS}}=\overline{\text{LCAS}}=\overline{\text{W}}=\text{V}_{\text{IH}}$ )  | KM416V1004A<br>KM416V1004AL<br>KM416V1004ALL                                  | I <sub>CC2</sub> | -   | 2<br>1<br>1      | mA<br>mA<br>mA                       |
| $\overline{\text{RAS}}$ -Only Refresh Current*<br>( $\overline{\text{UCAS}}=\overline{\text{LCAS}}=\text{V}_{\text{IH}}$ , $\overline{\text{RAS}}$ , Address Cycling @trc=min.)  | KM416V1004A-6/A-L6/A-F6<br>KM416V1004A-7/A-L7/A-F7<br>KM416V1004A-8/A-L8/A-F8 | I <sub>CC3</sub> | -   | 90<br>80<br>70   | mA<br>mA<br>mA                       |
| EDO Mode Current*<br>( $\overline{\text{RAS}}=\text{V}_{\text{IL}}$ , $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ , Address Cycling @trc=min.)  | KM416V1004A-6/A-L6/A-F6<br>KM416V1004A-7/A-L7/A-F7<br>KM416V1004A-8/A-L8/A-F8 | I <sub>CC4</sub> | -   | 110<br>100<br>90 | mA<br>mA<br>mA                       |
| Standby Current<br>( $\overline{\text{RAS}}=\overline{\text{UCAS}}=\overline{\text{LCAS}}=\overline{\text{W}}=\text{V}_{\text{DD}}-0.2\text{V}$ )  | KM416V1004A<br>KM416V1004AL<br>KM416V1004ALL                                  | I <sub>CC5</sub> | -   | 1<br>300<br>200  | mA<br>$\mu\text{A}$<br>$\mu\text{A}$ |
| $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh Current*<br>( $\overline{\text{RAS}}$ , $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ Cycling @trc=min.)   | KM416V1004A-6/A-L6/A-F6<br>KM416V1004A-7/A-L7/A-F7<br>KM416V1004A-8/A-L8/A-F8 | I <sub>CC6</sub> | -   | 90<br>80<br>70   | mA<br>mA<br>mA                       |
| Battery Back-Up Current, Average Power Supply Current,<br>Battery Back-Up Mode, Input High Voltage(V <sub>IH</sub> )=V <sub>DD</sub> -0.2V,<br>Input Low Voltage(V <sub>IL</sub> )=0.2V<br>$\overline{\text{UCAS}}$ , $\overline{\text{LCAS}}=0.2\text{V}$<br>DIN=Don't Care, trc=31.25 $\mu\text{s}$ (L-Version)<br>tr <sub>AS</sub> =tr <sub>AS min</sub> ~300ns | KM416V1004A-L   | I <sub>CC7</sub> | -   | 450              | $\mu\text{A}$                        |

## DC AND OPERATING CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted)

| Parameter   | Symbol | Min | Max | Units |
|---|--------|-----|-----|-------|
| Self Refresh Current<br>RAS=UCAS=LCAS=0.2V<br>W=OE=A0-A11=VDD-0.2V or 0.2V<br>DQ1-DQ16=VDD-0.2V or 0.2V or Open | Iccs   | -   | 250 | μA    |
| Input Leakage Current<br>(Any input 0 ≤ VIN ≤ VDD+0.3V, all other pins not under test=0 V)                      | II(L)  | -10 | 10  | μA    |
| Output Leakage Current<br>(Data out is disabled, 0V ≤ VOUT ≤ VDD)   | IO(L)  | -10 | 10  | μA    |
| Output High Voltage Level (IOH=-2mA)  | VOH    | 2.4 | -   | V     |
| Output Low Voltage Level (IOL=2mA)  | VOL    | -   | 0.4 | V     |

\*NOTE: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1 and Icc3, address can be changed maximum once while RAS=VIL. In Icc4, Address can be changed maximum once while one Hyper page mode cycle time tHPC.

## CAPACITANCE (TA=25°C, VDD=3.3V, f=1MHz)

| Parameter                                  | Symbol | Min | Max | Unit |
|--|--------|-----|-----|------|
| Input Capacitance (A0~11)                  | CIN1   | -   | 5   | pF   |
| Input Capacitance (RAS, LCAS, UCAS, W, OE) | CIN2   | -   | 7   | pF   |
| Output Capacitance (DQ1~DQ16)              | CDO    | -   | 7   | pF   |

## AC CHARACTERISTICS (0°C ≤ TA ≤ 70°C, VDD=3.3V ± 0.3V, See notes 1,2)

(Test condition : VIH/VIL=2.1V/0.8V, VOH/VOL=2.0V/0.8V, Output Loading CL=100pF)

| Parameter                             | Symbol | -6  |        | -7  |        | -8  |        | Units | Notes  |
|---------------------------------------|--------|-----|--------|-----|--------|-----|--------|-------|--------|
|                                       |        | Min | Max    | Min | Max    | Min | Max    |       |        |
| Random read or write cycle time       | tRC    | 110 |        | 130 |        | 150 |        | ns    |        |
| Read-modify-write cycle time          | tRWC   | 155 |        | 185 |        | 205 |        | ns    |        |
| Access time from RAS                  | tRAC   |     | 60     |     | 70     |     | 80     | ns    | 3,4,11 |
| Access time from CAS                  | tCAC   |     | 17     |     | 20     |     | 20     | ns    | 3,4,5  |
| Access time from column address       | tAA    |     | 30     |     | 35     |     | 40     | ns    | 3,11   |
| CAS to output in Low-Z                | tCLZ   | 3   |        | 3   |        | 3   |        | ns    | 3      |
| OE to output in Low-Z                 | tOLZ   | 3   |        | 3   |        | 3   |        | ns    | 3      |
| Output buffer turn-off delay from CAS | tCEZ   | 3   | 15     | 3   | 20     | 3   | 20     | ns    | 7,14   |
| Transition time (rise and fall)       | tT     | 2   | 50     | 2   | 50     | 2   | 50     | ns    | 2      |
| RAS precharge time                    | tRP    | 40  |        | 50  |        | 60  |        | ns    |        |
| RAS pulse width                       | tRAS   | 60  | 10,000 | 70  | 10,000 | 80  | 10,000 | ns    |        |
| RAS hold time                         | tRSH   | 17  |        | 20  |        | 20  |        | ns    |        |
| CAS hold time                         | tCSH   | 50  |        | 60  |        | 70  |        | ns    |        |
| CAS pulse width                       | tCAS   | 10  | 10,000 | 15  | 10,000 | 20  | 10,000 | ns    |        |
| RAS to CAS delay time                 | tRCD   | 20  | 45     | 20  | 50     | 20  | 60     | ns    | 4      |

## AC CHARACTERISTICS (Continued)

| Parameter                                     | Symbol            | -6  |     | -7  |     | -8  |     | Units | Notes |
|---|-------------------|-----|-----|-----|-----|-----|-----|-------|-------|
|   |                   | Min | Max | Min | Max | Min | Max |       |       |
| RAS to column address delay time              | t <sub>RAD</sub>  | 15  | 30  | 15  | 35  | 15  | 40  | ns    | 11    |
| CAS to RAS precharge time                     | t <sub>CRP</sub>  | 5   |     | 5   |     | 5   |     | ns    |       |
| Row address set-up time                       | t <sub>ASR</sub>  | 0   |     | 0   |     | 0   |     | ns    |       |
| Row address hold time                         | t <sub>RAH</sub>  | 10  |     | 10  |     | 10  |     | ns    |       |
| Column address set-up time                    | t <sub>ASC</sub>  | 0   |     | 0   |     | 0   |     | ns    | 15    |
| Column address hold time                      | t <sub>CAH</sub>  | 10  |     | 15  |     | 15  |     | ns    | 15    |
| Column address hold time referenced to RAS    | t <sub>AR</sub>   | 45  |     | 55  |     | 60  |     | ns    | 6     |
| Column address to RAS lead time               | t <sub>RAL</sub>  | 30  |     | 35  |     | 40  |     | ns    |       |
| Read command set-up time                      | t <sub>RCS</sub>  | 0   |     | 0   |     | 0   |     | ns    |       |
| Read command hold time referenced to CAS      | t <sub>RCH</sub>  | 0   |     | 0   |     | 0   |     | ns    | 9     |
| Read command hold time referenced to RAS      | t <sub>RRH</sub>  | 0   |     | 0   |     | 0   |     | ns    | 9     |
| Write command set-up time                     | t <sub>WCS</sub>  | 0   |     | 0   |     | 0   |     | ns    | 8     |
| Write command hold time                       | t <sub>WCH</sub>  | 10  |     | 15  |     | 15  |     | ns    |       |
| Write command hold time referenced to RAS     | t <sub>WCR</sub>  | 45  |     | 50  |     | 55  |     | ns    | 6     |
| Write command pulse width                     | t <sub>WP</sub>   | 10  |     | 15  |     | 15  |     | ns    |       |
| Write command to RAS lead time                | t <sub>RWL</sub>  | 15  |     | 15  |     | 20  |     | ns    |       |
| Write command to CAS lead time                | t <sub>WL</sub>   | 10  |     | 15  |     | 20  |     | ns    | 18    |
| Data-in set-up time                           | t <sub>DS</sub>   | 0   |     | 0   |     | 0   |     | ns    | 10,21 |
| Data-in hold time                             | t <sub>DH</sub>   | 10  |     | 15  |     | 15  |     | ns    | 10,21 |
| Data-in hold time referenced to RAS           | t <sub>DHR</sub>  | 45  |     | 55  |     | 60  |     | ns    | 6     |
| Refresh period (Normal)                       | t <sub>REF</sub>  |     | 64  |     | 64  |     | 64  | ms    |       |
| Refresh period (L-version)                    | t <sub>REF</sub>  |     | 128 |     | 128 |     | 128 | ms    |       |
| Refresh period (F-version)                    | t <sub>REF</sub>  |     | 128 |     | 128 |     | 128 | ms    |       |
| CAS to W delay time                           | t <sub>CWD</sub>  | 40  |     | 50  |     | 50  |     | ns    | 8,17  |
| RAS to W delay time                           | t <sub>RWD</sub>  | 85  |     | 95  |     | 105 |     | ns    | 8     |
| Column address to W delay time                | t <sub>AWD</sub>  | 55  |     | 60  |     | 65  |     | ns    | 8     |
| CAS precharge to W delay time                 | t <sub>CPWD</sub> | 60  |     | 65  |     | 70  |     | ns    |       |
| CAS set-up time (CAS-before-RAS refresh)      | t <sub>CSR</sub>  | 10  |     | 10  |     | 10  |     | ns    | 19    |
| CAS hold time (CAS-before-RAS refresh)        | t <sub>CHR</sub>  | 10  |     | 10  |     | 10  |     | ns    | 20    |
| RAS precharge to CAS hold time                | t <sub>RPC</sub>  | 5   |     | 5   |     | 5   |     | ns    |       |
| CAS precharge time (C-B-R counter test cycle) | t <sub>CPT</sub>  | 20  |     | 25  |     | 30  |     | ns    |       |
| RAS hold time referenced to OE                | t <sub>ROH</sub>  | 15  |     | 20  |     | 20  |     | ns    |       |
| OE access time                                | t <sub>OEA</sub>  |     | 15  |     | 20  |     | 20  | ns    |       |
| OE to data delay                              | t <sub>OED</sub>  | 15  |     | 20  |     | 20  |     | ns    |       |
| Output buffer turn off delay time from OE     | t <sub>OEZ</sub>  | 3   | 15  | 3   | 20  | 3   | 20  | ns    | 7     |
| OE command hold time                          | t <sub>OEH</sub>  | 15  |     | 20  |     | 20  |     | ns    |       |
| Access time from CAS precharge                | t <sub>CPA</sub>  |     | 35  |     | 40  |     | 45  | ns    | 3     |

## AC CHARACTERISTICS (Continued)

| Parameter  | Symbol | -6  |     | -7  |     | -8  |     | Units   | Notes |
|--|--------|-----|-----|-----|-----|-----|-----|---------|-------|
|  |        | Min | Max | Min | Max | Min | Max |         |       |
| Hyper Page mode cycle time                       | tHPC   | 24  |     | 29  |     | 34  |     | ns      | 12    |
| Hyper Page mode read-modify-write cycle time     | tHPRWC | 76  |     | 81  |     | 91  |     | ns      | 12    |
| CAS precharge time (Hyper page mode)             | tCP    | 10  |     | 10  |     | 10  |     | ns      | 16    |
| RAS pulse width (Hyper Page mode)                | tRASP  | 60  |     | 70  |     | 80  |     | ns      |       |
| RAS hold time from CAS precharge                 | tRHCP  | 35  |     | 40  |     | 45  |     | ns      |       |
| Output data hold time                            | tDOH   | 5   |     | 5   |     | 5   |     | ns      |       |
| Output buffer turn off delay from RAS            | tREZ   | 3   | 15  | 3   | 20  | 3   | 20  | ns      | 7,14  |
| Output buffer turn off delay from $\overline{W}$ | tWEZ   | 3   | 15  | 3   | 20  | 3   | 20  | ns      | 7     |
| $\overline{OE}$ to CAS hold time                 | tOCH   | 5   |     | 5   |     | 5   |     | ns      |       |
| CAS hold time to $\overline{OE}$                 | tCHO   | 5   |     | 5   |     | 5   |     | ns      |       |
| $\overline{OE}$ precharge time                   | tOEP   | 5   |     | 5   |     | 5   |     | ns      |       |
| $\overline{W}$ pulse width                       | tWPE   | 5   |     | 5   |     | 5   |     | ns      |       |
| $\overline{W}$ to data delay                     | tWED   | 15  |     | 20  |     | 20  |     | ns      |       |
| RAS pulse width (F-ver)                          | tRASS  | 100 |     | 100 |     | 100 |     | $\mu$ s | 13    |
| RAS precharge time (F-ver)                       | tRPS   | 110 |     | 130 |     | 150 |     | ns      | 13    |
| CAS hold time (F-ver)                            | tCHS   | -50 |     | -50 |     | -50 |     | ns      | 13    |


## KM416V1004A/A-L/A-F Truth Table

| RAS | LCAS           | UCAS | $\overline{W}$ | $\overline{OE}$ | DQ1-DQ8    | DQ9-DQ16   | STATE            |
|-----|----------------|------|----------------|-----------------|------------|------------|------------------|
| H   | X              | X    | X              | X               | HI-Z       | HI-Z       | Standby          |
| L   | H              | H    | X              | X               | HI-Z       | HI-Z       | Refresh          |
| L   | L              | H    | H              | L               | DQ-OUT     | HI-Z       | Lower Byte Read  |
| L   | H              | L    | H              | L               | HI-Z       | DQ-OUT     | Upper Byte Read  |
| L   | $\overline{L}$ | L    | H              | L               | DQ-OUT     | DQ-OUT     | Word Read        |
| L   | L              | H    | L              | H               | DQ-IN      | Don't Care | Lower Byte Write |
| L   | H              | L    | L              | H               | Don't Care | DQ-IN      | Upper Byte Write |
| L   | L              | L    | L              | H               | DQ-IN      | DQ-IN      | Word Write       |
| L   | L              | L    | H              | H               | HI-Z       | HI-Z       | -                |

## NOTES


1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
2.  $V_{IH}(\min)$  and  $V_{IL}(\max)$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\min)$  and  $V_{IL}(\max)$  are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 1TTL Loads and 100pF.
4. Operation within the  $t_{ACD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{ACD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \geq t_{ACD}(\max)$ .
6.  $t_{AR}$ ,  $t_{WCR}$ ,  $t_{DHR}$  are referenced to  $t_{RAD}(\max)$ .
7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
8.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\min)$  the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If  $t_{CWD} \geq t_{CWD}(\min)$ ,  $t_{RWD} \geq t_{RWD}(\min)$  and  $t_{AWD} \geq t_{AWD}(\min)$ , then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
9. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
10. These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the  $\overline{W}$  leading edge in read-write cycles.
11. Operation within the  $t_{RAD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, then access time is controlled by  $t_{AA}$ .
12.  $t_{ASC} \geq t_{CP} \min$ , Assume  $t_T = 2.0ns$ .
13. 4096 cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification (F-version)
14. If  $\overline{RAS}$  goes to high before  $\overline{CAS}$  high going, the open circuit condition of the output is achieved by  $\overline{CAS}$  high going. If  $\overline{CAS}$  goes to high before  $\overline{RAS}$  high going, the open circuit condition of the output is achieved by  $\overline{RAS}$  high going.
15.  $t_{ASC}$ ,  $t_{CAH}$  are referenced to the earlier  $\overline{CAS}$  falling edge.
16.  $t_{CP}$  is specified from the last  $\overline{CAS}$  rising edge in the previous cycle to the first  $\overline{CAS}$  falling edge in the next cycle.
17.  $t_{CWD}$  is referenced to the later  $\overline{CAS}$  falling edge at word read-modify-write cycle.
18.  $t_{CWL}$  is specified from  $\overline{W}$  falling edge to the earlier  $\overline{CAS}$  rising edge.
19.  $t_{CSR}$  is referenced to earlier  $\overline{CAS}$  falling low before  $\overline{RAS}$  transition low.
20.  $t_{CHR}$  is referenced to the later  $\overline{CAS}$  rising high after  $\overline{RAS}$  transition low.
21.  $t_{DS}$ ,  $t_{DH}$  is independently specified for lower byte  $D_{in}(1-8)$ , upper byte  $D_{in}(9-16)$

# TIMING DIAGRAM WORD READ CYCLE

NOTE :  $D_{IN} = OPEN$ 


## TIMING DIAGRAM

## LOWER BYTE READ CYCLE

NOTE :  $D_{IN} = OPEN$ 


Don't Care

# TIMING DIAGRAM UPPER BYTE READ CYCLE

NOTE :  $D_{IN} = \text{OPEN}$ 


## WORD WRITE CYCLE (EARLY WRITE)

NOTE : DOUT = OPEN




## LOWER BYTE WRITE CYCLE (EARLY WRITE)

NOTE : DOUT = OPEN




## UPPER BYTE WRITE CYCLE (EARLY WRITE)

NOTE : D<sub>OUT</sub> = OPEN


## WORD WRITE CYCLE (OE CONTROLLED WRITE)

NOTE : DOUT = OPEN




LOWER BYTE WRITE CYCLE ( $\overline{OE}$  CONTROLLED WRITE)

NOTE : DOUT = OPEN




UPPER BYTE WRITE CYCLE ( $\overline{\text{OE}}$  CONTROLLED WRITE)


NOTE :  $\text{D}_{\text{OUT}} = \text{OPEN}$



## WORD READ - MODIFY - WRITE CYCLE




### LOWER-BYTE READ - MODIFY - WRITE CYCLE




☐ Don't Care

## UPPER-BYTE READ - MODIFY - WRITE CYCLE



 Don't Care

HYPER PAGE MODE WORD READ CYCLE




[illegible]

 Don't Care




HYPER PAGE MODE WORD WRITE CYCLE (EARLY WRITE)

NOTE : D<sub>OUT</sub> = Open



## HYPER PAGE MODE LOWER BYTE WRITE CYCLE (EARLY WRITE)


NOTE : Dout = Open



Don't Care

HYPER PAGE MODE UPPER BYTE WRITE CYCLE (EARLY WRITE)


NOTE : Dout = Open



[illegible]

☐ Don't Care

## HYPER PAGE MODE LOWER-BYTE-READ-MODIFY-WRITE CYCLE





The timing diagram illustrates the relationship between the 64K1602 LCD controller and the external memory (RAM) during read and write operations. The signals and their timing parameters are as follows:

- RAS**: Row Address Strobe. Timing parameters include  $t_{AR}$  (access time),  $t_{CRP}$  (refresh period),  $t_{RSH}$  (refresh time), and  $t_{PRWC}$  (program write time).
- UCAS**: Universal Chip Address Strobe. Timing parameters include  $t_{CRP}$  (refresh period) and  $t_{CAS}$  (column access time).
- LCAS**: Local Chip Address Strobe. Timing parameters include  $t_{CRP}$  (refresh period) and  $t_{RAD}$  (row address delay).
- A**: Address bus. Timing parameters include  $t_{ASR}$  (address setup time),  $t_{ASC}$  (address setup time),  $t_{CAH}$  (column address hold time),  $t_{RCS}$  (row control setup time),  $t_{CWL}$  (column write latency),  $t_{RWD}$  (row write delay),  $t_{WLD}$  (write latency), and  $t_{OLZ}$  (output load time).
- W**: Write Strobe. Timing parameters include  $t_{RCS}$  (row control setup time),  $t_{CWL}$  (column write latency),  $t_{RWD}$  (row write delay),  $t_{WLD}$  (write latency), and  $t_{OLZ}$  (output load time).
- OE**: Output Enable. Timing parameters include  $t_{OE}$  (output enable time),  $t_{AA}$  (address-to-output delay),  $t_{OEZ}$  (output enable to zero delay),  $t_{DS}$  (data setup time), and  $t_{TDH}$  (data to high delay).
- DQ1 ~ DQ8**: Data bus (OPEN). Timing parameters include  $t_{AA}$  (address-to-output delay),  $t_{OEZ}$  (output enable to zero delay),  $t_{DS}$  (data setup time), and  $t_{TDH}$  (data to high delay).
- DQ9 ~ DQ16**: Data bus. Timing parameters include  $t_{OLZ}$  (output load time),  $t_{CLZ}$  (column load time),  $t_{AA}$  (address-to-output delay),  $t_{OEZ}$  (output enable to zero delay),  $t_{DS}$  (data setup time), and  $t_{TDH}$  (data to high delay).

 Don't Care


HYPER PAGE READ AND WRITE MIXED CYCLE




 Don't Care

**RAS-ONLY REFRESH CYCLE**

NOTE :  $\bar{W}$ ,  $\bar{OE}$ ,  $D_{IN}$  = Don't care  
 $D_{OUT}$  = Open

**CAS-BEFORE-RAS REFRESH CYCLE**


NOTE :  $\bar{W}$ ,  $\bar{OE}$ , A = Don't Care




 Don't Care

**CAS-BEFORE-RAS SELF REFRESH CYCLE(LL-version)**

NOTE : W, OE, A = Don't Care




HIDDEN REFRESH CYCLE ( READ )




Don't Care

## HIDDEN REFRESH CYCLE (WRITE)

NOTE : D<sub>OUT</sub> = OPEN

Don't Care


## CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



## PACKAGE DIMENSION

## 42-LEAD PLASTIC SMALL OUT-LINE J-LEAD

Units: Inches (millimeters)



## 44-LEAD PLASTIC THIN SMALL OUT LINE PACKAGE (Forward and Reverse Type)

