



LC78625E

Compact Disc Player DSP

Overview

The LC78625E is a CMOS LSI that implements the signal processing and servo control required by compact disc players, laser discs, CD-V, CD-I and related products. The LC78625E provides several types of signal processing, including demodulation of the optical pickup EFM signal, de-interleaving, error detection and correction, and digital filters that can help reduce the cost of CD player units. It also processes a rich set of servo system commands sent from the control microprocessor. It also incorporates an EFM-PLL circuit and a one-bit D/A converter.

This LSI is an improved version of the LC78620E. In addition to supporting low-voltage operation, on/off control of the de-emphasis function and use of the bilingual function have been enabled in certain additional modes.

Functions


- The LC78625E takes an HF signal as input, digitizes (slices) that signal at a precise level, converts that signal to an EFM signal, and generates a PLL clock with an average frequency of 4.3218 MHz by comparing the phases of that signal and an internal VCO.
- A precise reference clock and the necessary internal timings are generated using an external 16.9344 MHz crystal oscillator.
- Disc motor speed control using a frame phase difference signal generated from the playback clock and the reference clock
- Frame synchronization signal detection, protection, and interpolation to assure stable data readout
- EFM signal demodulation and conversion to 8-bit symbol data
- Subcode data separation from the EFM demodulated signal and output of that data to an external microprocessor
- Subcode Q signal output (LSB first) to a microprocessor over the serial interface after performing a CRC error check

- Demodulated EFM signal buffering in internal RAM to handle up to ± 4 frames of disc rotational jitter
- Demodulated EFM signal reordering in the prescribed order for data unscrambling and de-interleaving
- Error detection, correction, and flag processing (error correction scheme: dual C1 plus dual C2 correction)
- The LC78625E sets the C2 flags based on the C1 flags and a C2 check, and then performs signal interpolation or muting depending on the C2 flags. The interpolation circuit uses a quadruple interpolation scheme. The output value converges to the muting level when four or more consecutive C2 flags occur.

Package Dimensions

unit: mm

3174-QFP80E




- Support for command input from a control microprocessor: commands include track jump, focus start, disk motor start/stop, muting on/off and track count (8-bit serial input)
- Built-in digital output circuits.
- Arbitrary track counting to support high-speed data access
- D/A converter outputs with data continuity improved by 8× oversampling digital filters. (These filters function as 4× oversampling filters during double-speed playback.)
- Built-in $\Sigma\Delta$ D/A converter implemented by a third-order noise shaper circuit (for PWM output)
- Built-in digital attenuator (8 bits - alpha, 239 steps)
- Built-in digital de-emphasis circuit that can be controlled externally in some modes
- Zero-cross muting
- Support for 2×-speed dubbing
- Support for bilingual applications
- General-purpose I/O ports: 4 pins (when the antishock mode is turned off)

Features

- 5 V single-voltage power supply
- Low-voltage operation: Can be operated at 3.3 V $\pm 10\%$ (at normal playback speed)
- 80-pin QFP package


Equivalent Circuit Block Diagram



A06082

LC78625E

Pin Assignment



(Top view)

A06083

Specifications

Absolute Maximum Ratings at Ta = 25°C, V_{SS} = 0 V

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max		V _{SS} - 0.3 to +7.0	V
Maximum input voltage	V _{IN}		V _{SS} - 0.3 to V _{DD} + 0.3	V
Maximum output voltage	V _{OUT}		V _{SS} - 0.3 to V _{DD} + 0.3	V
Allowable power dissipation	Pd max		300	mW
Operating temperature	Topr		-20 to +75	°C
Storage temperature	Tstg		-40 to +125	°C

Allowable Operating Ranges at Ta = 25°C, V_{SS} = 0 V

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Supply voltage	V _{DD} (1)	V _{DD} , XV _{DD} , LV _{DD} , RV _{DD} , VV _{DD} : At normal playback speed	3.0		5.5	V
	V _{DD} (2)	V _{DD} , XV _{DD} , LV _{DD} , RV _{DD} , VV _{DD} : At 2× playback speed	4.5		5.5	V
Input high-level voltage	V _{IH} (1)	DEF1, FZD, ASDACK/P0, ASFIN/P1, ASDEPC/P2, ASLRCK/P3, COIN, RES, HFL, TES, SBCK, RWC, CQCK, TAI, TEST1 to TEST5, DEMO, CS	0.7 V _{DD}		V _{DD}	V
	V _{IH} (2)	EFMIN	0.6 V _{DD}		V _{DD}	V
Input low-level voltage	V _{IL} (1)	DEF1, FZD, ASDACK/P0, ASFIN/P1, ASDEPC/P2, ASLRCK/P3, COIN, RES, HFL, TES, SBCK, RWC, CQCK, TAI, TEST1 to TEST5, DEMO, CS	0		0.3 V _{DD}	V
	V _{IL} (2)	EFMIN	0		0.4 V _{DD}	V
Data setup time	t _{SU}	COIN, RWC : Figure 1	400			ns
Data hold time	t _{HD}	COIN, RWC : Figure 1	400			ns
High-level clock pulse width	t _{WH}	SBCK, CQCK : Figures 1, 2 and 3	400			ns
Low-level clock pulse width	t _{WL}	SBCK, CQCK : Figures 1, 2 and 3	400			ns
Data read access time	t _{RAC}	SQUOT, PW : Figures 2 and 3	0		400	ns

Continued on next page.

LC78625E

Continued from preceding page.

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Command transfer time	t_{RWC}	RWC : Figure 1	1000			ns
Subcode Q read enable time	t_{SQE}	WRQ: Figure 2, with no RWC signal		11.2		ms
Subcode read cycle	t_{SC}	SFSY : Figure 3		136		μ s
Subcode read enable time	t_{SE}	SFSY : Figure 3	400			ns
Port input data setup time	t_{PSU}	ASDACK/P0, ASFIN/P1, ASDEPC/P2, ASLRCK/P3, RWC : Figure 4	400			ns
Port input data hold time	t_{PHD}	ASDACK/P0, ASFIN/P1, ASDEPC/P2, ASLRCK/P3, RWC : Figure 4	400			ns
Port input clock setup time	t_{RCQ}	CQCK, RWC : Figure 4	100			ns
Port output data delay time	t_{PDD}	ASDACK/P0, ASFIN/P1, ASDEPC/P2, ASLRCK/P3, RWC : Figure 5			1200	ns
Input level	$V_{IN} (1)$	EFMIN	1.0			Vp-p
	$V_{IN} (2)$	XIN : Capacitor coupled input	1.0			Vp-p
Operating frequency range	$f_{OP} (1)$	EFMIN			10	MHz
Crystal oscillator frequency	f_X	XIN, XOUT : In 16M mode		16.9344		MHz

Electrical Characteristics at Ta = 25°C, V_{DD} = 5 V, V_{SS} = 0 V

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Current drain	I_{DD}			30	45	mA
Input high-level current	$I_{IH} (1)$	DEFI, EFMIN, \overline{FZD} , ASDACK/P0, ASFIN/P1, ASDEPC/P2, ASLRCK/P3, COIN, \overline{RES} , HFL, TES, SBCK, RWC, \overline{CQCK} : $V_{IN} = 5$ V			5	μ A
	$I_{IH} (2)$	TAI, TEST1 to TEST5, DEMO, \overline{CS} : $V_{IN} = V_{DD} = 5.5$ V	25		75	μ A
Input low-level current	I_{IL}	DEFI, EFMIN, \overline{FZD} , ASDACK/P0, ASFIN/P1, ASDEPC/P2, ASLRCK/P3, COIN, \overline{RES} , HFL, TES, SBCK, RWC, \overline{CQCK} , TAI, TEST1 to TEST5, DEMO, \overline{CS} : $V_{IN} = 0$ V	-5			μ A
Output high-level voltage	$V_{OH} (1)$	\overline{EFMO} , EFMO, CLV ⁺ , CLV ⁻ , V/\overline{P} , FOCS, PCK, FSEQ, TOFF, TGL, THLD, JP ⁺ , JP ⁻ , EMPH, EFLG, FSX : $I_{OH} = -1$ mA	4			V
	$V_{OH} (2)$	MUTEL, MUTER, LRCKO, DFORO, DFOLO, DACKO, TST10, ASDACK/P0, ASFIN/P1, ASDEPC/P2, ASLRCK/P3, LRSY, CK2, ROMXA, C2F, SBSY, PW, SFSY, WRQ, SQOUT, TST11, 16M, 4.2M, CONT : $I_{OH} = -0.5$ mA	4			V
	$V_{OH} (3)$	LASER : $I_{OH} = -1$ mA	4.6			V
	$V_{OH} (4)$	DOUT : $I_{OH} = -12$ mA	4.5			V
	$V_{OH} (5)$	LCHP, RCHP, LCHN, RCHN : $I_{OH} = -1$ mA	3.0		4.5	V
Output low-level voltage	$V_{OL} (1)$	\overline{EFMO} , EFMO, CLV ⁺ , CLV ⁻ , V/\overline{P} , FOCS, PCK, FSEQ, TOFF, TGL, THLD, JP ⁺ , JP ⁻ , EMPH, EFLG, FSX : $I_{OL} = 1$ mA			1	V
	$V_{OL} (2)$	MUTEL, MUTER, LRCKO, DFORO, DFOLO, DACKO, TST10, ASDACK/P0, ASFIN/P1, ASDEPC/P2, ASLRCK/P3, LRSY, CK2, ROMXA, C2F, SBSY, PW, SFSY, WRQ, SQOUT, TST11, 16M, 4.2M, CONT, LASER : $I_{OL} = 2$ mA			0.4	V
	$V_{OL} (3)$	DOUT : $I_{OL} = 12$ mA			0.5	V
	$V_{OL} (4)$	FST : $I_{OL} = 5$ mA			0.75	V
	$V_{OL} (5)$	LCHP, RCHP, LCHN, RCHN : $I_{OL} = 1$ mA	0.5		2.0	V
Output off leakage current	$I_{OFF} (1)$	PDO, CLV ⁺ , CLV ⁻ , JP ⁺ , JP ⁻ , FST : $V_{OUT} = 5$ V			5	μ A
	$I_{OFF} (2)$	PDO, CLV ⁺ , CLV ⁻ , JP ⁺ , JP ⁻ : $V_{OUT} = 0$ V	-5			μ A
Charge pump output current	I_{PDOH}	PDO : Riset = 68 k Ω	100	125	150	μ A
	I_{PDOL}	PDO : Riset = 68 k Ω	-150	-125	-100	μ A

Note: For guaranteed operation, the VCO oscillator frequency range adjustment resistor FR must be a 1.20 k Ω \pm 5.0% tolerance resistor.

LC78625E

One-Bit D/A Converter Analog Characteristics at $T_a = 25^\circ\text{C}$, $V_{DD} = LV_{DD} = RV_{DD} = 5\text{ V}$, $V_{SS} = LV_{SS} = RV_{SS} = 0\text{ V}$

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Total harmonic distortion	THD + N	LCHP, RCHP, LCHN, RCHN; 1 kHz: 0 dB data input, using the 20 kHz low-pass filter (AD725D built in)		0.008	0.0010	%
Dynamic range	DR	LCHP, RCHP, LCHN, RCHN; 1 kHz: -60 dB data input, using the 20 kHz low-pass filter and the A filter (AD725D built in)	84	88		dB
Signal-to-noise ratio	S/N	LCHP, RCHP, LCHN, RCHN; 1 kHz: 0 dB data input, using the 20 kHz low-pass filter and the A filter (AD725D built in)	98	100		dB
Crosstalk	CT	LCHP, RCHP, LCHN, RCHN; 1 kHz: 0 dB data input, using the 20 kHz low-pass filter (AD725D built in)	96	98		dB

Note: Measured with the normal-speed playback mode digital attenuator in the Sanyo one-bit D/A converter block reference circuit.




Figure 1 Command Input




Figure 2 Subcode Q Output






Figure 3 Subcode Output



A06087


Figure 4 General-Purpose Port Input Timing



A06088

Figure 5 General-Purpose Port Output Timing

One-Bit D/A Converter Output Block Reference Circuit



A06089

LC78625E

Pin Functions

Pin No.	Symbol	I/O	Function	
1	DEFI	I	Defect detection signal (DEF) input (This pin must be connected to 0 V if unused.)	
2	TAI	I	PLL pins	Test input. A pull-down resistor is built in. (This pin must be connected to 0 V in normal operation.)
3	PDO	O		External VCO control phase comparator output
4	VV _{SS}			Internal VCO ground. (This pin must be connected to 0 V.)
5	ISET	AI		PDO output current adjustment resistor connection
6	VV _{DD}			Internal VCO power supply.
7	FR	AI		VCO frequency range adjustment
8	V _{SS}		Digital system ground. (This pin must be connected to 0 V.)	
9	EFMO	O	Slice level control	EFM signal inverted output
10	EFMO	O		EFM signal output
11	EFMIN	I		EFM signal input
12	TEST2	I	Test input. A pull-down resistor is built in. This pin must be connected to 0 V in normal operation.	
13	CLV ⁺	O	Spindle servo control output. Acceleration when CLV ⁺ is high, deceleration when CLV ⁻ is high.	
14	CLV ⁻	O	Three-value output is also possible when specified by microprocessor command.	
15	V/P	O	Rough servo/phase control automatic switching monitor output. Outputs a high level during rough servo and a low level during phase control.	
16	FOCS	O	Focus servo on/off output. Focus servo is on when the output is low.	
17	FST	O	Focus start pulse output. This is an open-drain output.	
18	FZD	I	Focus error zero cross signal input. (This pin must be connected to 0 V if unused.)	
19	HFL	I	Track detection signal input. This is a Schmitt input.	
20	TES	I	Tracking error signal input. This is a Schmitt input.	
21	PCK	O	EFM data playback clock monitor. Outputs 4.3218 MHz when the phase is locked.	
22	FSEQ	O	Synchronization signal detection output. Outputs a high level when the synchronization signal detected from the EFM signal and the internally generated synchronization signal agree.	
23	TOFF	O	Tracking off output	
24	TGL	O	Tracking gain switching output. Increase the gain when low.	
25	THLD	O	Tracking hold output	
26	TEST3	I	Test input. A pull-down resistor is built in. (This pin must be connected to 0 V.)	
27	V _{DD}		Digital system power supply.	
28	JP ⁺	O	A high level output from JP ⁻ indicates acceleration during an inward jump or deceleration during an outward jump. Three-value output is also possible when specified by microprocessor command.	
29	JP ⁻	O		
30	DEMO	I	Sound output function input used for end product adjustment manufacturing steps. A pull-down resistor is built in. (This pin must be connected to 0 V.)	
31	TEST4	I	Test input. A pull-down resistor is built in. (This pin must be connected to 0 V.)	
32	EMPH	O	De-emphasis monitor pin. A high level indicates playback of a de-emphasis disk.	
33	LRCKO	O	Digital filter outputs	Word clock output
34	DFORO	O		Right channel data output
35	DFOLO	O		Left channel data output
36	DACKO	O		Bit clock output
37	TST10	O	Test output. Leave open. (Normally outputs a low level.)	

Continued on next page.


LC78625E

Continued from preceding page.

Pin No.	Symbol	I/O	Function	
38	ASDACK/P0	I/O	<ul style="list-style-type: none"> When antishock mode is not used, these pins are used as general-purpose I/O ports (P0 to P3). They must either be set to input mode and connected to 0 V, or set to output mode and left open, if unused. 	Bit clock input
39	ASDFIN/P1	I/O		Left and right channel data input
40	ASDEPC/P2	I/O		Sets the built-in de-emphasis filter on or off. (High: on, low: off)
41	ASLRCK/P3	I/O		L/R clock input
42	LRSY	O	ROMXA application output signals	L/R clock output
43	CK2	O		Bit clock output (after reset) Inverted polarity clock output (during CK2CON mode)
44	ROMXA	O		Interpolation data output (after reset) ROM data output (during ROMXA mode)
45	C2F	O		C2 flag output
46	MUTEL	O	One-bit D/A converter signals	Left channel mute output
47	LV _{DD}			Left channel power supply
48	LCHP	O		Left channel P output
49	LCHN	O		Left channel N output
50	LV _{SS}			Left channel ground. Must be connected to 0 V.
51	RV _{SS}			Right channel ground. Must be connected to 0 V.
52	RCHN	O		Right channel N output
53	RCHP	O		Right channel P output
54	RV _{DD}			Right channel power supply
55	MUTER	O		Right channel mute output
56	DOUT	O	Digital output	
57	SBSY	O	Subcode block synchronization signal output	
58	EFLG	O	C1, C2, single and double error correction monitor pin	
59	PW	O	Subcode P, Q, R, S, T, U and W output	
60	SFSY	O	Subcode frame synchronization signal output. This signal falls when the subcodes are in the standby state.	
61	SBCK	I	Subcode readout clock input. This is a Schmitt input. (This pin must be connected to 0 V if unused.)	
62	FSX	O	Output for the 7.35 kHz synchronization signal divided from the crystal oscillator	
63	WRQ	O	Subcode Q output standby output	
64	RWC	I	Read/write control input. This is a Schmitt input.	
65	SQOUT	O	Subcode Q output	
66	COIN	I	Command input from the control microprocessor	
67	CQCK	I	Input for the command input acquisition clock or the SQOUT pin subcode readout clock input. This is a Schmitt input.	
68	RES	I	Reset input. This pin must be set low briefly after power is first applied.	
69	TST11	O	Test output. Leave open. (Normally outputs a low level.)	
70	LASER	O	Laser on/off output. Controlled by serial data commands from the control microprocessor.	
71	16M	O	16.9344 MHz output	
72	4.2M	O	4.2336 MHz output	
73	CONT	O	Supplementary control output. Controlled by serial data commands from the control microprocessor.	
74	TEST5	I	Test input. A pull-down resistor is built in. (This pin must be connected to 0 V.)	
75	CS	I	Chip select input. A pull-down resistor is built in. This pin must be connected to 0 V if unused.	
76	XV _{SS}		Crystal oscillator ground. Must be connected to 0 V.	
77	XIN	I	Connections for a 16.9344 MHz crystal oscillator	
78	XOUT	O		
79	XV _{DD}		Crystal oscillator power supply	
80	TEST1	I	Test input. A pull-down resistor is built in. (This pin must be connected to 0 V.)	


Note: All power-supply pins (V_{DD}, VV_{DD}, LV_{DD}, RV_{DD}, and XV_{DD}) must be connected to the same potential.

CD System Block Diagrams



Pin Applications

1. HF signal input circuit; Pin 11: EFMIN, pin 10: EFMO, pin 9: $\overline{\text{EFMO}}$, pin 1: DEFI, pin 13: CLV⁺




An EFM signal (NRZ) sliced at an optimal level can be acquired by inputting the HF signal to EFMIN.

The LC78625E handles defects as follows. When a high level is input to the DEFI pin (pin 1), the $\overline{\text{EFMO}}$ (pin 9) and EFMO (pin 10) pins (the slice level control outputs) go to the high-impedance state, and the slice level is held. However, note that this function is only valid in CLV phase control mode, that is, when the V/P pin (pin 15) is low. This function can be used in combination with the LA9230/40 series DEF pin.

Note: If the EFMIN and CLV⁺ signal lines are too close to each other, unwanted adiation can result in error rate degradation. We recommend laying a ground or V_{DD} shield line between these two lines.

2. PLL clock generation circuit; Pin 3: PDO, pin 5: ISET, pin 7: FR, pin 21: PCK



Since the LC78625E includes a VCO circuit, a PLL circuit can be formed by connecting an external RC circuit. ISET is the charge pump reference current, PDO is the VCO circuit loop filter, and FR is a resistor that determines the VCO frequency range.

(Reference values)
R1 = 68 k Ω , C1 = 0.1 μ F
R2 = 680 k Ω , C2 = 0.1 μ F
R3 = 1.2 k Ω

Note: We recommend using a $\pm 5.0\%$ tolerance carbon film resistor for R3.

3. VCO monitor; Pin 21: PCK


PCK is a monitor pin that outputs an average frequency of 4.3218 MHz, which is the VCO frequency divided by two.

4. Synchronization detection monitor; Pin 22: FSEQ


Pin 22 goes high when the frame synchronization (a positive polarity synchronization signal) from the EFM signal read in by PCK and the timing generated by the counter (the interpolation synchronization signal) agree. This pin is thus a synchronization detection monitor. (It is held high for a single frame.)

5. Servo command function; Pin 64: RWC, pin 66: COIN, pin 67: $\overline{\text{CQCK}}$

Commands can be executed by setting RWC high and inputting commands to the COIN pin in synchronization with the $\overline{\text{CQCK}}$ clock. Note that commands are executed on the falling edge of RWC.




• One-byte commands




A06092

• Two-byte commands (RWC set twice)



• Two-byte commands (RWC set once)



A06094

- Command noise rejection

Code	COMMAND	$\overline{\text{RES}} = \text{L}$
\$EF	Command input noise reduction mode	○
\$EE	Reset the above mode.	

This command reduces the noise on the $\overline{\text{CQCK}}$ clock signal. While this is effective for noise pulses shorter than 500 ns, the $\overline{\text{CQCK}}$ timings t_{WL} , t_{WH} , and t_{SU} (see page 5, figures 1 and 2), must be set to be at least 1 μs .

6. Focus servo circuit; Pin 16: FOCS, pin 17: FST, pin 18: $\overline{\text{FZD}}$, pin 70: $\overline{\text{LASER}}$

Code	COMMAND	$\overline{\text{RES}} = \text{L}$
\$08	FOCUS START #1	○
\$A2	FOCUS START #2	
\$0A	LASER ON	
\$8A	LASER OFF	
\$FE	NOTHING	


The FOCS, FST, and $\overline{\text{FZD}}$ pins are not required when the LC78625E is used in combination with an LA9230/40 Series LSI. $\overline{\text{FZD}}$ should be connected to 0 V when these pins are not used. The LA9230/40 Series focus start command is identical to the LC78625E FOCUS START #1 command.

- NOTHING

This command can be used to initialize the LC78625E by inputting FE (hexadecimal: Hexadecimal constants are written with a dollar sign (\$) prefix). Note that \$00 is the reset command for the LA9230/40 Series, and should be used with care since it clears the result of the automatic adjustment process and returns these chips to their initial states.

- Laser control

The $\overline{\text{LASER}}$ pin can be use as an extended output port.




A06095

- Focus start

When the LC78625E is used in combination with an LA9230/40 Series LSI, the focus start operation is executed completely on the servo side by commands from the control microprocessor. The following section describes this operation when the LC78625E is used in combination with an LA9210M or LA9211M.


When a focus start instruction (either FOCUS START #1 or FOCUS START #2) is input as a servo command, first the charge on capacitor C1 is discharged by FST and the objective lens is lowered. Next, the capacitor is charged by FOCS, and the lens is slowly raised. $\overline{\text{FZD}}$ falls when the lens reaches the focus point. When this signal is received, FOCS is reset and the focus servo turns on. After sending the command, the microprocessor should check the in-focus detection signal (the LA9210 DRF signal) to confirm focus before proceeding to the next part of the program. If focus is not achieved by the time C1 is fully charged, the microprocessor should issue another focus command and iterate the focus servo operation.



A06096

Note: *Values in parentheses are for the FOCUS START #2 command. The only difference is in the FST low period.

- *An $\overline{\text{FZD}}$ falling edge will not be accepted during the period that FST is low.
- *After issuing a focus start command, initialization will be performed if RWC is set high. Therefore, do not issue the next command during focus start until the focus coil drive S curve has completed.
- *When focus cannot be achieved (i.e., when $\overline{\text{FZD}}$ does not go low) the FOCS signal will remain in the high state and the lens will remain raised, so the microprocessor should initialize the system by issuing a NOTHING command.
- *When the $\overline{\text{RES}}$ pin is set low, the $\overline{\text{LASER}}$ pin is set high directly.
- *Focus start using the DEMO pin executes a mode #1 focus start.




A06097

7. CLV servo circuit; Pin 13: CLV⁺, pin 14: CLV⁻, pin 15: V/P

Code	COMMAND	RES = L
\$04	DISC MOTOR START (accelerate)	○
\$05	DISC MOTOR CLV (CLV)	
\$06	DISC MOTOR BRAKE (decelerate)	
\$07	DISC MOTOR STOP (stop)	

The CLV⁺ pin provides the signal that accelerates the disk in the forward direction and the CLV⁻ pin provides the signal that decelerates the disk. Commands from the control microprocessor select one of the four modes accelerate, decelerate, CLV and stop. The table below lists the CLV⁺ and CLV⁻ outputs in each of these modes.

Mode	CLV ⁺	CLV ⁻
Accelerate	H	L
Decelerate	L	H
CLV	Pulse output	Pulse output
Stop	L	L



A06098

Note: * CLV servo control commands can set the TOFF pin low only in CLV mode. That pin will be at the high level at all other times. Control of the TOFF pin by microprocessor command is only valid in CLV mode.

• CLV mode

In CLV mode the LC78625E detects the disk speed from the HF signal and provides proper linear speed using several different control schemes by switching the DSP internal modes. The PWM period corresponds to a frequency of 7.35 kHz. The V/P pin outputs a high level during rough servo and a low level during phase control.

Internal Mode	CLV ⁺	CLV ⁻	V/P
Rough servo (When determined to be under speed)	H	L	H
Rough servo (When determined to be over speed)	L	H	H
Phase control (PCK locked)	PWM	PWM	L

• Rough servo gain switching


Code	COMMAND	RES = L
\$A8	DISC 8 Set	○
\$A9	DISC 12 Set	

For 8 cm discs, the rough servo mode CLV control gain can be set about 8.5 dB lower than the gain used for 12 cm discs.

• Phase control gain switching

Code	COMMAND	$\overline{\text{RES}} = \text{L}$
\$B1	CLV phase comparator divisor: 1/2	○
\$B2	CLV phase comparator divisor: 1/4	
\$B3	CLV phase comparator divisor: 1/8	
\$B0	No CLV phase comparator divisor used	

The phase control gain can be changed by changing the divisor used by the dividers in the stage immediately preceding the phase comparator.




A06099

• CLV three-value output

Code	COMMAND	$\overline{\text{RES}} = \text{L}$
\$B4	CLV three-value output	○
\$B5	CLV two-value output (the scheme used by previous products)	

The CLV three-value output command allows the CLV to be controlled by a single pin. However, the spindle gain is 6 dB lower when this pin is used, so applications must increase the gain in the servo system.




A06100

- Internal brake modes

Code	COMMAND	$\overline{\text{RES}} = \text{L}$
\$C5	Internal brake on	
\$C4	Internal brake off	○
\$A3	Internal brake CONT	
\$CB	Internal brake continuous mode	
\$CA	Reset continuous mode	○
\$CD	TON mode during internal braking	
\$CC	Reset TON mode	○

- Issuing the internal brake on command (\$C5) sets the LC78625E to internal brake mode. In this mode, the disc deceleration state can be monitored from the WRQ pin when a brake command (\$06) is executed.
- In this mode the disc deceleration state is determined by counting the EFM signal density in a single frame, and when the EFM signal count falls under four, the CLV⁻ pin is dropped to low. At the same time the WRQ signal, which functions as a brake completion monitor, goes high. When the microprocessor detects a high level on the WRQ signal, it should issue a STOP command to fully stop the disc. In internal brake continuous mode, the CLV⁻ pin high-level output braking operation continues even after the WRQ brake completion monitor goes high.
Note that if errors occur in deceleration state determination due to noise in the EFM signal, the problem can be rectified by changing the EFM signal count from four to eight with the internal brake control command (\$A3).
- In internal braking TON mode, the TOFF pin is held low during internal brake operations. We recommend using this feature, since it is effective at preventing incorrect detection at the disc mirror surface.



Note: If focus is lost during the execution of an internal brake command, the pickup must first be refocussed and then the internal brake command must be reissued.
Since incorrect deceleration state determination is possible depending on the EFM signal playback state (e.g., disc defects, access in progress), we recommend using these functions in combination with a microprocessor.

8. Track jump circuit; Pin 19: HFL, pin 20: TES, pin 23: TOFF, pin 24: TGL, pin 25: THLD, pin 28: JP⁺, pin 29: JP⁻

- The LC78625E supports the two track count modes listed below.


Code	COMMAND	$\overline{\text{RES}} = \text{L}$
\$22	New track count mode (using the TES/HFL combination)	○
\$23	Previous track count mode (directly counts the TES signal)	

The earlier track count function uses the TES signal directly as the internal track counter clock.

To reduce counting errors resulting from noise on the rising and falling edges of the TES signal, the new track count function prevents noise induced errors by using the combination of the TES and HFL signals, and implements a more reliable track count function. However, dirt and scratches on the disc can result in HFL signal dropouts that may result in missing track count pulses. Thus care is required when using this function.

• TJ commands

Code	COMMAND	$\overline{\text{RES}} = \text{L}$
\$A0	Previous track jump	○
\$A1	New track jump	
\$11	1 TRACK JUMP IN #1	
\$12	1 TRACK JUMP IN #2	
\$31	1 TRACK JUMP IN #3	
\$52	1 TRACK JUMP IN #4	
\$10	2 TRACK JUMP IN	
\$13	4 TRACK JUMP IN	
\$14	16 TRACK JUMP IN	
\$30	32 TRACK JUMP IN	
\$15	64 TRACK JUMP IN	
\$17	128 TRACK JUMP IN	
\$19	1 TRACK JUMP OUT #1	
\$1A	1 TRACK JUMP OUT #2	
\$39	1 TRACK JUMP OUT #3	
\$5A	1 TRACK JUMP OUT #4	
\$18	2 TRACK JUMP OUT	
\$1B	4 TRACK JUMP OUT	
\$1C	16 TRACK JUMP OUT	
\$38	32 TRACK JUMP OUT	
\$1D	64 TRACK JUMP OUT	
\$1F	128 TRACK JUMP OUT	
\$16	256 TRACK CHECK	
\$0F	TOFF	
\$8F	TON	○
\$8C	TRACK JUMP BRAKE	
\$21	THLD period TOFF output mode	
\$20	Reset THLD period TOFF output mode	○



A06102

When the LC78625E receives a track jump instruction as a servo command, it first generates accelerating pulses (period a) and next generates deceleration pulses (period b). The passage of the braking period (period c) completes the specified jump. During the braking period, the LC78625E detects the beam slip direction from the TES and HFL inputs. TOFF is used to cut the components in the TE signal that aggravate slip. The jump destination track is captured by increasing the servo gain with TGL. In THLD period TOFF output mode the TOFF signal is held high during the period when THLD is high.

Note: Of the modes related to disc motor control, the TOFF pin only goes low in CLV mode, and will be high during start, stop, and brake operations. Note that the TOFF pin can be turned on and off independently by microprocessor issued commands. However, this function is only valid when disc motor control is in CLV mode.

LC78625E

• Track jump modes

The table lists the relationships between acceleration pulses, deceleration pulses, and the braking period.

Item	Previous Track Jump Mode			New Track Jump Mode		
	a	b	c	a	b	c
1 TRACK JUMP IN (OUT) #1	233 μ s	233 μ s	60 ms	233 μ s	233 μ s	60 ms
1 TRACK JUMP IN (OUT) #2	0.5 track jump period	233 μ s	60 ms	0.5 track jump period	0.5 track jump period	60 ms
1 TRACK JUMP IN (OUT) #3	0.5 track jump period	233 μ s	This period does not exist.	0.5 track jump period	0.5 track jump period	This period does not exist.
1 TRACK JUMP IN (OUT) #4	0.5 track jump period	233 μ s	60 ms; TOFF is low during the C period.	0.5 track jump period	0.5 track jump period	60 ms; TOFF is low during the C period.
2 TRACK JUMP IN (OUT)	None			1 track jump period	1 track jump period	See note.
4 TRACK JUMP IN (OUT)	2 track jump period	466 μ s	60 ms	2 track jump period	2 track jump period	60 ms
16 TRACK JUMP IN (OUT)	9 track jump period	7 track jump period	60 ms	9 track jump period	9 track jump period	60 ms
32 TRACK JUMP IN (OUT)	18 track jump period	14 track jump period	60 ms	18 track jump period	14 track jump period	60 ms
64 TRACK JUMP IN (OUT)	36 track jump period	28 track jump period	60 ms	36 track jump period	28 track jump period	60 ms
128 TRACK JUMP IN (OUT)	72 track jump period	56 track jump period	60 ms	72 track jump period	56 track jump period	60 ms
256 TRACK CHECK	TOFF goes high during the period when 256 tracks are passed over. The a and b pulses are not output.		60 ms	TOFF goes high during the period when 256 tracks are passed over. The a and b pulses are not output.		60 ms
TRACK JUMP BRAKE	There are no a and b periods.		60 ms	There are no a and b periods.		60 ms


Note: * Applications can select whether or not a braking period (period C) is present. Code \$F6 selects operation without a braking period, and code \$F7 selects operation with a 60-ms braking period. The LC78625E defaults to no braking period operation after a reset.

* As indicated in the table, actuator signals are not output during the 256 TRACK CHECK function. This is a mode in which the TES signal is counted in the tracking loop off state. Therefore, feed motor forwarding is required.

* The servo command register is automatically reset after one cycle of the track jump sequence (a, b, c) completes.

* If another track jump command is issued during a track jump operation, the contents of that new command will be executed immediately.

* The 1 TRACK JUMP #3 and 2 TRACK JUMP modes (the earlier modes) do not have a braking period (the C period). Since brake mode must be generated by an external circuit, care is required when using this mode.




A06103

When the LC78625E is used in combination with an LA9230/40 Series LSI, since the THLD signal is generated by the LA9230/40, the THLD pin (pin 25) will be unused, and should be left open.

- Tracking brake

The chart shows the relationships between the TES, HFL, and TOFF signals during the track jump C period. The TOFF signal is extracted from the HFL signal by TES signal edges. When the HFL signal is high, the pickup is over the mirror surface, and when low, the pickup is over data bits. Thus braking is applied based on the TOFF signal being high when the pickup is moving from a mirror region to a data region and being low when the pickup is moving from a data region to a mirror region.




A06106

- JP three-value output

Code	COMMAND	$\overline{\text{RES}} = \text{L}$
\$B6	JP three-value output	
\$B7	JP two-value output (earlier scheme)	○

The JP three value output command allows the track jump operation to be controlled from a single pin. However, the kick gain is 6 dB lower when this pin is used, so applications must increase the gain in the servo system.




A06104

- Track check mode

Code	COMMAND	$\overline{\text{RES}} = \text{L}$
\$F0	Track check in	
\$F8	Track check out	
\$FF	Two-byte command reset	○

The LC78625E will count the specified number of tracks when the microprocessor sends an arbitrary binary value in the range 8 to 254 after issuing either a track check in or a track check out command.



A06105

Note: *When the desired track count has been input in binary, the track check operation is started by the fall of RWC.


*During a track check operation the TOFF pin goes high and the tracking loop is turned off. Therefore, feed motor forwarding is required.

*When a track check in/out command is issued the function of the WRQ signal switches from the normal mode subcode Q standby monitor function to the track check monitor function. This signal goes high when the track check is half completed, and goes low when the check finishes. The control microprocessor should monitor this signal for a low level to determine when the track check completes.

*If a two-byte reset command is not issued, the track check operation will repeat. That is, to skip over 20,000 tracks, issue a track check 201 command once, and then count the WRQ signal 100 times. This will check 20,000 tracks.

*After performing a track check operation, use the brake command to have the pickup lock onto the track.


9. Error flag output; Pin 58: EFLG, pin 62: FSX



The FSX signal is generated by dividing the crystal oscillator clock, and is a 7.35 kHz frame synchronization signal. The error correction state for each frame is output from EFLG. The playback OK/NG state can be easily determined from the extent of the high level that appears here.


10. Subcode P, Q, and R to W output circuit; Pin 59: PW, pin 57: SBSY, pin 60: SFSY, pin 61: SBCK

PW is the subcode signal output pin, and all the codes, P, Q, and R to W can be read out by sending eight clocks to the SBCK pin within 136 μ s after the fall of SFSY. The signal that appears on the PW pin changes on the rising edge of SBCK. If a clock is not applied to SBCK, the P code will be output from PW. SFSY is a signal that is output for each subcode frame cycle, and the falling edge of this signal indicates standby for the output of the subcode symbol (P to W). Subcode data P is output on the fall of this signal.



A06107

SBSY is a signal output for each subcode block. This signal goes high for the S0 and S1 synchronization signals. The fall of this signal indicates the end of the subcode synchronization signals and the start of the data in the subcode block. (EIAJ format)



A06108

11. Subcode Q output circuit; Pin 63: WRQ, pin 64: RWC, pin 65: SQOUT, pin 67: $\overline{\text{CQCK}}$, pin 75: $\overline{\text{CS}}$

Code	COMMAND	$\overline{\text{RES}} = \text{L}$
\$09	ADDRESS FREE	
\$89	ADDRESS 1	○

Subcode Q can be read from the SQOUT pin by applying a clock to the $\overline{\text{CQCK}}$ pin.


Of the eight bits in the subcode, the Q signal is used for song (track) access and display. WRQ will be high only if the data passed the CRC error check and the subcode Q format internal address is 1 (Note 1). The control microprocessor can read out data from SQOUT in the order shown below by detecting this high level and applying $\overline{\text{CQCK}}$. When $\overline{\text{CQCK}}$ is applied the DSP disables register update internally. The microprocessor should give update permission by setting RWC high briefly after reading has completed. WRQ will fall to low at this time. Since WRQ falls to low 11.2 ms after going high, $\overline{\text{CQCK}}$ must be applied during the high period. Note that data is read out LSB first.

Note: 1. These conditions will be ignored if an address free command is sent. This is provided to handle CD-ROM applications.

CONT	ADR
TNO	
INDEX (POINT)*	
MIN	
SEC	
FRAME	
ZERO	
AMIN (PMIN)* /PKMIN	
ASEC (PSEC)* /PKSEC	
AFRAME (PFRAME)* /PKFRAME	
LVM data/PKM data	
LVM data/PKM data	

*: Items in parentheses refer to the read-in area.

LVM/PKM
16-bit data



A06109

Note: Normally, the WRQ pin indicates the subcode Q standby state. However, it is used for a different monitoring purpose in track check mode and during internal braking. (See the items on track counting and internal braking for details.)

The LC78625E becomes active when the $\overline{\text{CS}}$ pin is low, and subcode Q data is output from the SQOUT pin. When the $\overline{\text{CS}}$ pin is high, the SQOUT pin goes to the high-impedance state.

12. Level meter (LVM) data and peak meter (PKM) data readout

Code	COMMAND	$\overline{\text{RES}} = \text{L}$
\$2B	PKM Set (LVM Reset)	
\$2C	LVM Set (PKM Reset)	○
\$2D	PKM mask set	
\$2E	PKM mask reset	○

• Level meter (LVM)

- The LVM set command (\$2C) sets the LC78625E to LVM mode.
- LVM data is a 16-bit word in which the MSB indicates the L/R polarity and the low-order 15 bits are absolute value data. A one in the MSB indicates left channel data and a zero indicates right channel data.
- LVM data is appended after the 80 bits of subcode Q data, and can be read out by applying 96 clock cycles to the CQCK pin. Each time LVM data is read out the left/right channel state is inverted. Data is held independently for both the left and right channels. In particular, the largest value that occurs between readouts for each channel is held.

• Peak meter (PKM)

- The PKM set command (\$2B) sets the LC78625E to PKM mode.
- PKM data is a 16-bit word in which the MSB is always zero and the low-order 15 bits are absolute value data. This functions detects the maximum value that occurs in the data, whichever channel that value occurs in.
- PKM data is read out in the same manner as LVM data. However, data is not updated as a result of the readout operation.
- The absolute time for PKM mode subcode Q data is computed by holding the absolute time (ATIME) detected after the maximum value occurred and sending that value. (Normal operation uses relative time.)
- It is possible to set the LC78625E to ignore values larger than the already recorded value by issuing the PKM mask set command, even in PKM mode. This function is cleared by issuing a PKM mask reset command. (This is used in PK search in a memory track.)


13. Mute control circuit

Code	COMMAND	$\overline{\text{RES}} = \text{L}$
\$01	MUTE 0 dB	
\$02	MUTE -12 dB	
\$03	MUTE $-\infty$ dB	○

An attenuation of 12 dB (MUTE -12 dB) or full muting (MUTE ∞ dB) can be applied by issuing the appropriate command from the table. Since zero cross muting is used, there is minimal noise associated with this function. Zero cross is defined for this function as the top seven bits being all ones or all zeros.

14. Interpolation circuit

Outputting incorrect audio data that could not be corrected by the error detection and correction circuit would result in loud noises being output. To minimize this noise, the LC78625E replaces the incorrect data with linearly interpolated data based on the correct data on either side of the incorrect data. More precisely, the LC78625E uses this technique if C2 flags occurred up to three times in a row. If C2 flags occurred four or more times in a row, the LC78625E converges the output level to the muting level. However, when correct data is finally output following four or more C2 flag occurrences, the LC78625E replaces the 3 data items between the data output four items previously and the correct data with linearly interpolated data.



15. Bilingual function

Code	COMMAND	$\overline{\text{RES}} = \text{L}$
\$28	STO CONT	○
\$29	Lch CONT	
\$2A	Rch CONT	

- Following a reset or when a stereo command (\$28) has been issued, the left and right channel data is output to the left and right channels respectively.
- When an Lch set command (\$29) is issued, the left and right channels both output the left channel data.
- When an Rch set command (\$2A) is issued, the left and right channels both output the right channel data.

16. De-emphasis; Pin 32: EMPH

The pre-emphasis on/off bit in the subcode Q control information is output from the EMPH pin. When this pin is high, the LC78625E internal de-emphasis circuit operates and the digital filters and the D/A converter output de-emphasized data.


17. Digital attenuator

Digital attenuation can be applied to the audio data by setting the RWC pin high and inputting the corresponding two-byte command to the COIN pin in synchronization with the $\overline{\text{CQCK}}$ clock.

Code	COMMAND	$\overline{\text{RES}} = \text{L}$
\$81	ATT DATA SET →	DATA 00H Set (MUTE $-\infty$ dB)
\$82	ATT 4STEP UP	
\$83	ATT 4STEP DOWN	
\$84	ATT 8STEP UP	
\$85	ATT 8STEP DOWN	
\$86	ATT 16STEP UP	
\$87	ATT 16STEP DOWN	


• Attenuation setup

Since the attenuation level is set to the muted state (a muting of $-\infty$ is specified by an attenuation coefficient of 00H) after the LC78625E is reset, the attenuation coefficient must be directly set to EEH (using the ATT DATA SET command) to output audio signals. Note that the attenuation level can be set to one of 239 values from 00H to EEH. These two-byte commands differ from the two-byte commands used for track counting in that it is only necessary to set RWC once and a two-byte command reset is not required. (See the item on two-byte commands (RWC set once) on page 11.)



A06111

After inputting the target attenuation level as a value in the range 00H to EEH, sending an attenuator step up/down command will cause the attenuation level to approach the target value in steps of 4, 8, or 16 units as specified in synchronization with rising edges on the LRSY input. However, the ATT DATA SET command sets the target value directly. If a new data value is input during the transition, the value begins to approach the new target value at that point. Note that the UP/DOWN distinction is significant here.



$$\text{Audio output level} = 20 \log \frac{\text{ATT DATA}}{100H} \quad [\text{dB}]$$

For example, the formula below calculates the time required for the attenuation level to increase from 00H to EEH when a 4STEP UP command is executed. Note that the control microprocessor must provide enough of a time margin for this operation to complete before issuing the next attenuation level set command.

$$\frac{238 \text{ levels} \times 4 \text{ steps}}{44.1 \text{ kHz (LRSY)}} \approx 21.6 \text{ ms}$$


Note: * Setting the attenuation level to values of EFH or higher is disallowed to prevent overflows in one-bit D/A converter calculations from causing noise.

- Mute output; Pin 46: MUTEL, pin 55: MUTER

These pins output a high level when the attenuator coefficient is set to 00H and the data in each channel has been zero for a certain period. If data input occurs once again, these pins go low immediately.

18. Digital filter outputs; Pin 33: LRCKO, pin 34: DFORO, pin 35: DFOLO, pin 36: DACKO

Data for use with an external D/A converter is output MSB first from DFORO and DFOLO in synchronization with the falling edge of DACKO. These pins are provided so that an external D/A converter can be used if desired.



- Although this output is from 8x oversampling filters for normal-speed playback, digital 4x oversampling filters are used in double-speed playback.


19. One-bit D/A converter

The LC78625E PWM block outputs a single data value in the range -3 to $+3$ once every 64fs period. To reduce carrier noise, this block adopts an output format in which each data switching block is adjusted so that the PWM output level does not invert. Also, the attenuator block detects 0 data and enters muting mode so that only a 0 value (a 50% duty signal) is output.


This block outputs a positive phase signal to the LCHP (RCHP) pin and a negative phase signal to the LCHN (RCHN) pin. High-quality analog signals can be acquired by taking the differences of these two output pairs using external low-pass filters.

The LC78625E includes built-in extraneous radiation suppression resistors ($1\text{ k}\Omega$) in each of the LCHP/N and RCHP/N pins.

• PWM output format



• PWM output example




20. CD-ROM outputs; Pin 42: LRSY, pin 43: CK2, pin 44: ROMXA, pin 45: C2F

Although the LC78625E is initially setup to output audio data from the interpolation circuit MSB first from the ROMXA pin in synchronization with the LRSY signal, the circuit can be switched to output CD-ROM data by issuing a CD-ROM XA command. Since this data has not been processed by the interpolation, muting, and other digital circuits, it is appropriate for input to a CD-ROM encoder LSI. CK2 is a 2.1168 MHz clock, and data is output on the CK2 falling edge. However, this clock polarity can be inverted by issuing a CK2 polarity inversion command. C2F is the flag information for the data in 8-bit units. Note that the CD-ROM XA reset command has the same function as the CONT pin (pin 73). The one-bit D/A converter switches to muted mode when a CD-ROMXA command is input.

Code	COMMAND	$\overline{\text{RES}} = \text{L}$
\$88	CD-ROMXA	
\$8B	CONT and CD-ROM XA reset	○
\$C9	CK2 polarity inversion	

LC78625E CD-ROM encoder LSI (LC895XX) interface



21. Digital output circuit; Pin 56: DOUT

This is an output pin for use with a digital audio interface. Data is output in the EIAJ format. This signal has been processed by the interpolation and muting circuits. This pin has a built-in driver circuit and can directly drive a transformer.

Code	COMMAND	$\overline{\text{RES}} = \text{L}$
\$42	DOUT ON	○
\$43	DOUT OFF	
\$40	UBIT ON	○
\$41	UBIT OFF	


- The DOUT pin can be locked at the low level by issuing a DOUT OFF command.
- The UBIT information in the DOUT data can be locked at zero by issuing a UBIT OFF command.
- The DOUT data can be switched to data for which interpolation and muting processing have not been performed by issuing a CD-ROM XA command.

22. Antishock mode; Pin 38: ASDACK, pin 39: ASDFIN, pin 40: ASDEPC, pin 41: ADLRCK, pin 42: LRSY, pin 43: CK2, pin 44: ROMXA, pin 45: C2F

- Antishock mode is a mode in which antishock processing is applied to data that has been output once. That data can be returned and output once again as an audio playback signal. It is also possible to use only the audio playback block (the attenuator, 8x oversampling digital filter, and one-bit D/A converter circuits) and thus share the audio playback block with other systems by synchronizing the other system with this LSI's clock. Note that de-emphasis on/off switching is controlled by the level applied to the ASDEPC pin. De-emphasis is turned on by a high level.
- The ASDACK (pin 38), ASDFIN (pin 39), ASDEPC (pin 40), and ADLRCK (pin 41) pins can be used as general-purpose ports (see page 23) if this mode is not used.


Code	COMMAND	$\overline{\text{RES}} = \text{L}$
\$6C	ANTIC ON	
\$6B	ANTIC OFF	○
\$6F	DF normal speed on (only in antishock mode)	
\$6E	DF normal speed off (only in antishock mode)	○

- It is possible to input the signals from the ROMXA (pin 44), C2F (pin 45), LRSY (pin 42), and CK2 (pin 43) pins to an antishock LSI (the Sanyo LC89151) and re-input the signals output by the antishock LSI to the ASDFIN (pin 39), ASLRCK (pin 41), and ASDACK (pin 38) pins. These signals are then processed by the attenuator, 8x oversampling digital filter, and one-bit D/A converter circuits and output as audio signals.



- In antishock systems, the signal-processing block must operate in double-speed playback mode for data output to the antishock LSI, and the audio playback block (the attenuator, 8x oversampling digital filter, and one-bit D/A converter circuits) must operate at normal speed. This means that the control microprocessor must issue both the ANTIC on command (\$6C) as well as the DF normal speed on command (\$6F).
- The ANTIC off command (\$6B) clears antishock mode.

Note that the LC78625E adds a general-purpose I/O port function that shares the ASDACK, ASDFIN, ASDEPC, and ASLRCK pins. Applications that use the LC78625E with antishock mode turned on must set the P0 (ASDACK), P1 (ASDFIN), P2 (ASDEPC), and P3 (ASLRCK) pins to input mode by issuing a port I/O switching command (\$DB0x). But in this case, Pins P0 to P3 cannot be used as input pins. In the default state following a reset, the pins P0 to P3 are set up to be input ports. The only data that can be handled by this circuit as a digital data input interface in antishock mode is data that has a 48fs bit clock rate, a 16-bit data length, an MSB-first format, and a back-packed format. The figure below shows the timing.




23. General-purpose I/O ports; Pin 38: P0, pin 39: P1, pin 40: P2, pin 41: P3

When antichock mode is not used, pins 38 to 41 can be used as the general-purpose I/O ports P0 to P3. After a reset, all these pins are set up as input ports. Unused ports must be either left set up as input ports and connected to 0 V or set up as output ports and left open.

Code	COMMAND	$\overline{\text{RES}} = \text{L}$
\$DD	PORT READ	
\$DB	PORT I/O SET	PORT I SET
\$DC	PORT OUTPUT	

The port data can be read out in the order P0, P1, P2, and then P3 from the SQOUT pin is synchronization with falling edges on the CQCK pin by issuing a PORT READ command. This command has the one-byte command format.



Another point here is that these pins can be independently set to be used as control output pins with the PORT I/O set command. The ports are selected with the lower 4 bits of the one byte of data. The one byte of data corresponds to P0, P1, P2, and P3 starting with the low order bit. This command has the two-byte command format (RWC set once).

One byte data + \$DB	PORT I/O SET
----------------------	--------------

dn = 1 ... Sets Pn to be an output pin.

dn = 0 ... Sets Pn to be an input pin.

n = 0 to 3

Ports set up to be output pins can be independently set to output either a high or low level. The low order 4 bits of the one byte of data correspond to those ports. The one byte of data corresponds to P0, P1, P2, and P3 starting with the low-order bit. This command has the two-byte command format (RWC set once).

One byte data + \$DC	PORT I/O SET
----------------------	--------------

dn = 1 ... Outputs a high level from Pn, which is set up for output.

dn = 0 ... Outputs a low level from Pn, which is set up for output.

24. CONT pin; Pin 73: CONT


Code	COMMAND	$\overline{\text{RES}} = \text{L}$
\$0E	CONT Set	L
\$8B	CONT and CD-ROM XA reset	○

The CONT pin goes high when a CONT SET command is issued.

25. Clock oscillator; Pin 77: XIN, pin 78: XOUT

Code	COMMAND	$\overline{\text{RES}} = \text{L}$
\$8E	OSC ON	○
\$8D	OSC OFF	○
\$CE	XTAL 16M	○
\$C2	Normal-speed playback	○
\$C1	Double-speed playback	○

The clock that is used as the time base is generated by connecting a 16.9344 MHz oscillator element between these pins. The OSC OFF command turns off both the VCO and crystal oscillators. Double-speed playback can be specified by microprocessor command.



A06117

- Connect a 16.9344 MHz oscillator element between the XIN (pin 77) and XOUT (pin 78) pins for double-speed systems. The playback speed can be set by the normal-speed playback and double-speed playback commands.
- Recommended crystal and ceramic oscillator elements

Manufacturer	Product No.	Load capacitance Cin/Cout (Cin = Cout)	Damping resistor Rd
Citizen Watch Co., Ltd. (crystal oscillator elements)	CSA-309 (16.9344 MHz)	6 pF to 10 pF ($\pm 10\%$)	0 Ω
TDK, Ltd. (ceramic oscillator elements)	FCR 16.93M2G (16.93 MHz)	15 pF ($\pm 10\%$)	100 Ω ($\pm 10\%$)
	FCR 16.93MCG (16.93 MHz)	30 pF (Built-in capacitor type)	47 Ω ($\pm 10\%$)

Since the conditions for the load capacitors Cin and Cout used vary with the printed circuit board, this circuit must be tested on the printed circuit board actually used.

26. 16M and 4.2M pins; Pin 71: 16M, pin 72: 4.2M


In normal- and double-speed playback modes, the 16M pin buffer outputs the 16.9344 MHz external crystal oscillator 16.9344 MHz signal. The 4.2M pin supplies an LA9230/40 Series LSI system clock, continuously outputting a 4.2336 MHz signal. When the oscillator is turned off both these pins will be fixed at either high or low.

27. Reset circuit; Pin 68: $\overline{\text{RES}}$

When power is first applied, this pin should be briefly set low and then set high. This will set the muting to $-\infty$ dB and stop the disc motor.


CLV servo related	START	STOP	BRAKE	CLV
Muting control	0 dB	-12 dB	$-\infty$	
Subcode Q address condition	Address 1	Address Free		
Laser control	ON (L)	OFF (H)		
CONT	H	L		
Track jump mode	Previous	New		
Track count mode	Previous	New		
Digital attenuator	DATA 0	DATA 00H to EEH		
OSC	ON	OFF		
Playback speed	Normal speed	Double speed		
Antishock mode	ON	OFF		
Digital filter normal speed	ON	OFF		

Note: Setting the $\overline{\text{RES}}$ pin low sets the LC78625E to the settings enclosed in boxes in the table.



A06118

28. Sound output function for set adjustment during manufacturing; Pin 30: DEMO



A06119

The DEMO pin can be used when the LC78625E is used in combination with an LA9210M or LA9211M.

By setting this pin high, muting can be set to 0 dB, the disc motor can be set to CLV, and a focus start operation can be performed, even without issuing any commands from the control microprocessor. Also, since the $\overline{\text{LASER}}$ pin becomes active, if the mechanism and servo systems are complete, an EFM signal can be acquired with only this equipment, and an audio signal can be produced without the presence of a microprocessor. However, since the digital attenuation is set to 100H, this technique is not appropriate for evaluating audio quality.

29. Other pins; Pin 2: TAI, pin 80: TEST1, pin 12: TEST2, pin 26: TEST3, pin 31: TEST4, pin 74: TEST5

These pins are used for testing the LSI's internal circuits. Although the pins TAI and TEST1 to TEST5 have built-in pull-down resistors, they should be connected to ground (0 V) for safety.

30. Circuit Block Operating Descriptions

- RAM address control

The LC78625E incorporates an 8-bit \times 2k-word RAM on chip. This RAM has an EFM demodulated data jitter handling capacity of ± 4 frames implemented using address control. The LC78625E continuously checks the remaining buffer capacity and controls the data write address to fall in the center of the buffer capacity by making fine adjustments to the frequency divisor in the PCK side of the CLV servo circuit. If the ± 4 frame buffer capacity is exceeded, the LC78625E forcibly sets the write address to the ± 0 position. However, since the errors that occur due to this operation cannot be handled with error flag processing, the IC applies muting to the output for a 128 frame period.

Position	Divisor or Handling
-4 or lower	Forcibly moves to ± 0
-3	589
-2	589
-1	589
± 0	588 Standard divisor
+1	587
+2	587
+3	587
+4 or greater	Forcibly moves to ± 0

- C1 and C2 error correction

The LC78625E writes EFM demodulated data to internal RAM to compensate for jitter and then performs the following processing with uniform timing based on the crystal oscillator clock. First, the LC78625E performs C1 error checking and correction in the C1 block, determines the C1 flags, and writes the C1 flag register. Next, the LC78625E performs C2 error checking and correction in the C2 block, determines the C2 flags, and writes data to internal RAM.

C1 Check	Correction and Flag Processing
No errors	Correction not required · flags cleared
Single error	Correction performed · flags cleared
Dual errors	Correction performed · flags set
Three or more errors	Correction not possible · flags set

C2 Check	Correction and Flag Processing
No errors	Correction not required · flags cleared
Single error	Correction performed · flags cleared
Dual errors	C1 flags referenced. Note 1
Three or more errors	C1 flags referenced. Note 2

- Note: 1. If the positions of the errors determined by the C2 check agree with the those specified by the C1 flags, the correction is performed and the flags are cleared. However, if the number of C1 flags is 7 or higher, C2 correction may fail. In this case correction is not performed and the C1 flags are taken as the C2 flags without change. Error correction is not possible if one error position agrees and the other does not. Furthermore, if the number of C1 flags is 5 or under, the C1 check result can be seen as unreliable. Accordingly, the flags will be set in this case. Cases where the number of C1 flags is 6 or more are handled in the same way, and the C1 flags are taken as the C2 flags without change. When there is not even one agreement between the error positions, error correction is, of course, impossible. Here, if the number of C1 flags was 2 or under, data that was seen as correct after C1 correction is now seen as incorrect data. The flags are set in this case. In other cases, the C1 flags are taken as the C2 flags without change.
2. When data is determined to have three or more errors and be uncorrectable, correction is, of course, impossible. Here, if the number of C1 flags was 2 or under, data that was seen as correct after C1 correction is now seen as incorrect data. The flags are set in this case. In other cases the C1 flags are taken as the C2 flags without change.

LC78625E

Command Summary Table

Blank entry: Illegal command, #: Command added since or changed from the LC78620/1E specifications,

★: Latching commands (mode setting commands), ○: Commands shared with an ASP (LA9230M/31M or other processor),

Items in parentheses are ASP commands (provided for reference purposes)

\$00	(ADJ. RESET)	\$20	★TJ TOFF "L"	\$40	★UBIT ON	\$60	
\$01	★MUTE 0 dB	\$21	★TJ TOFF "H"	\$41	★UBIT OFF	\$61	
\$02	★MUTE -12 dB	\$22	★New TRACK COUNT	\$42	★DOUT ON	\$62	
\$03	★MUTE -∞dB	\$23	★Old TRACK COUNT	\$43	★DOUT OFF	\$63	
\$04	★DISC MTR START	\$24		\$44		\$64	
\$05	★DISC MTR CLV	\$25		\$45		\$65	
\$06	★DISC MTR BRAKE	\$26		\$46		\$66	
\$07	★DISC MTR STOP	\$27		\$47		\$67	
\$08	○FOCUS START #1	\$28	★STO CONT	\$48		\$68	
\$09	★ADDRESS FREE	\$29	★LCH CONT	\$49		\$69	
\$0A	★LASER ON	\$2A	★RCH CONT	\$4A		\$6A	
\$0B		\$2B	★PKM SET	\$4B		\$6B	★ANTIC "OFF"
\$0C		\$2C	★LVM SET	\$4C		\$6C	★ANTIC "ON"
\$0D		\$2D	★PKM MSK SET	\$4D		\$6D	
\$0E	★CONT SET	\$2E	★PKM MSK RESET	\$4E		\$6E	★DF normal speed off
\$0F	★TRACKING OFF	\$2F		\$4F		\$6F	★DF normal speed on
\$10	2TJ IN	\$30	32TJ IN	\$50		\$70	
\$11	1TJ IN #1	\$31	1TJ IN #3	\$51		\$71	
\$12	1TJ IN #2	\$32		\$52	1TJ IN #4	\$72	
\$13	4TJ IN	\$33		\$53		\$73	
\$14	16TJ IN	\$34		\$54		\$74	
\$15	64TJ IN	\$35		\$55		\$75	
\$16	256TC	\$36		\$56		\$76	
\$17	128TJ IN	\$37		\$57		\$77	
\$18	2TJ OUT	\$38	32TJ OUT	\$58		\$78	
\$19	1TJ OUT #1	\$39	1TJ OUT #3	\$59		\$79	
\$1A	1TJ OUT #2	\$3A		\$5A	1TJ OUT #4	\$7A	
\$1B	4TJ OUT	\$3B		\$5B		\$7B	
\$1C	16TJ OUT	\$3C		\$5C		\$7C	
\$1D	64TJ OUT	\$3D		\$5D		\$7D	
\$1E		\$3E		\$5E		\$7E	
\$1F	128TJ OUT	\$3F		\$5F		\$7F	

Continued on next page.

LC78625E


Continued from preceding page.

\$80	*	\$A0	★Old TRACK JMP	\$C0		\$E0	
\$81	★ATT DATA SET	\$A1	★New TRACK JMP	\$C1	★Double speed	\$E1	
\$82	★ATT 4STP UP	\$A2	FOCS START #2	\$C2	★Normal speed	\$E2	
\$83	★ATT 4STP DWN	\$A3	★Internal BRKE CONT	\$C3		\$E3	
\$84	★ATT 8STP UP	\$A4		\$C4	★Internal BRK OFF	\$E4	
\$85	★ATT 8STP DWN	\$A5		\$C5	★Internal BRK ON	\$E5	
\$86	★ATT 16STP UP	\$A6		\$C6		\$E6	
\$87	★ATT 16STP DWN	\$A7		\$C7		\$E7	
\$88	★CDROMXA	\$A8	★DISC 8 SET	\$C8	*	\$E8	
\$89	★ADDRESS "1"	\$A9	★DISC 12 SET	\$C9	★CK2 polarity inverted	\$E9	
\$8A	★LASER OFF	\$AA		\$CA	★Internal BRK-DMC "L"	\$EA	
\$8B	★CONT, ROMXA RST	\$AB		\$CB	★Internal BRK-DMC "H"	\$EB	
\$8C	TRACK JMP BRK	\$AC	*PLL DIV OFF	\$CC	★Internal BRK TOFF	\$EC	
\$8D	★OSC OFF	\$AD	*PLL DIV ON	\$CD	★Internal BRK TON	\$ED	
\$8E	★OSC ON	\$AE		\$CE	★XTAL	\$EE	★Command noise off
\$8F	★TRACKING ON	\$AF		\$CF	*	\$EF	★Command noise on
\$90	(★F. OFF. ADJ. ST)	\$B0	★CLV-PH 1/1 mode	\$D0		\$F0	★OTRACK CHECK IN (2BYTE DETECT)
\$91	(★F. OFF. ADJ. OFF)	\$B1	★CLV-PH 1/2 mode	\$D1		\$F1	
\$92	(★T. OFF. ADJ. ST)	\$B2	★CLV-PH 1/4 mode	\$D2		\$F2	
\$93	(★T. OFF. ADJ. OFF)	\$B3	★CLV-PH 1/8 mode	\$D3		\$F3	
\$94	(★LSR. ON)	\$B4	★CLV3ST output ON	\$D4		\$F4	
\$95	(★LSR. OF/F. SV. ON)	\$B5	★CLV3ST output OFF	\$D5		\$F5	
\$96	(★LSR. OF/F. SV. OF)	\$B6	★JP3ST output ON	\$D6		\$F6	*No C period set for 2TJ mode
\$97	(★SP. 8CM)	\$B7	★JP3ST output OFF	\$D7		\$F7	*C period present set for 2TJ mode
\$98	(★SP. 12CM)	\$B8		\$D8		\$F8	★OTRACK CHECK OUT (2BYTE DETECT)
\$99	(★SP. OFF)	\$B9		\$D9		\$F9	
\$9A	(★SLED. ON)	\$BA		\$DA		\$FA	
\$9B	(★SLED. OFF)	\$BB		\$DB	*PORT OP-ED SET	\$FB	
\$9C	(★EF. BAL. START)	\$BC		\$DC	*PORT DATA SET	\$FC	
\$9D	(★T. SERVO. OFF)	\$BD		\$DD		\$FD	
\$9E	(★T. SERVO. ON)	\$BE		\$DE		\$FE	○NOTHING
\$9F		\$BF		\$DF		\$FF	★O2BYTE CMD RST

Note: \$AC is a supplementary command for low-voltage operation.

LC78625E

Sample Application Circuit



To LA9230/40 Series

A06120

LC78625E

Differences between the LC78625E and the LC78620E

LC78625E		LC78620E										
Item	Content of change											
Bilingual function	<p>Bilingual processing for antishock input data is now possible in antishock mode. The same bilingual control commands as those used in the LC78620E are used.</p> <p>(Command code) (Command mode)</p> <p> \$28: Stereo output (Initial state after a reset)</p> <p> \$29: Both left and right are output to the left channel</p> <p> \$2A: Both left and right are output to the right channel</p>	A bilingual processing function is not provided for antishock input data in antishock mode.										
De-emphasis function	<p>The de-emphasis filters are turned on or off by the input level on the ASDEPC/P2 pin in antishock mode.</p> <p>(ASDEPC/P2) (De-emphasis filter)</p> <p>High level applied: On</p> <p>Low level applied: Off</p>	The on/off state of the de-emphasis filter cannot be controlled from an external pin.										
Track jump function	<p>A command was added that allows the presence or absence of a braking period (the C period) to be selected during two-track jumps (new track jump mode only).</p> <p>(Command code) (C period)</p> <p> \$F6: None (Initial state after a reset)</p> <p> \$F7: Present (60 ms)</p>	There is no C period during two-track jumps (in new track jump mode).										
General-purpose ports added	<p>When antishock mode is not used, the antishock input pins can be used as general-purpose I/O pins. To support this functionality, the pin names were changed and commands were added. (These command codes are identical to those on the LC78622E.)</p> <p>· Pin name changes:</p> <table><tr><td>(LC78625E)</td><td>(LC78620E)</td></tr><tr><td>ASDACK/P0</td><td>← ASDACK</td></tr><tr><td>ASDFIN/P1</td><td>← ASDFIN</td></tr><tr><td>ASDEPC/P2</td><td>← ASDFIR</td></tr><tr><td>ADLRCK/P3</td><td>← ASLRCK</td></tr></table> <p>· Added commands:</p> <p>\$DB0X: I/O switching command (2 bytes)</p> <p>\$DC0Y: Port output data setup command (2 bytes)</p> <p>\$DD: Port input command (1 byte)</p> <p>Here X and Y represent 4-bit data items that control P0, P1, P2, and P3 in order starting with the low order bit.</p> <p>X: A zero specifies input and a one specifies output.</p> <p> (These pins default to input after a reset.)</p> <p>Y: A zero specifies a low-level output, and a one specifies a high-level output.</p>	(LC78625E)	(LC78620E)	ASDACK/P0	← ASDACK	ASDFIN/P1	← ASDFIN	ASDEPC/P2	← ASDFIR	ADLRCK/P3	← ASLRCK	There are no general-purpose ports.
(LC78625E)	(LC78620E)											
ASDACK/P0	← ASDACK											
ASDFIN/P1	← ASDFIN											
ASDEPC/P2	← ASDFIR											
ADLRCK/P3	← ASLRCK											
VCO circuit	<p>The frequency range was increased over that supported by the LC78620E. (The range is identical to that of the LC78622E)</p> <p>This resulted in a change in the value of the resistor used on the FR pin: 1.2 kΩ.</p>	A 5.1 kΩ resistor is connected to the FR pin.										
PLL circuit	<p>Addition of a supplementary command for low-voltage operation.</p> <p>\$AC: PLL DIVIDER OFF (Low-voltage operation supplementary command)</p> <p>\$AD: PLL DIVIDER ON (Initial state after a reset)</p>	No such commands are supported.										

LC78625E

CD Digital Signal Processor LSI Functional Comparison

Function \ Type No.	LC7860KA	LC7861NE→ LC7861KE	LC7867E	LC7868E→ LC7868KE	LC7869E	LC78681E→ LC78681KE	LC78620E LC78621E LC78625E
EFM-PLL	When used along with an analog ASP.	When used along with an analog ASP.	When used along with an analog ASP.	When used along with an analog ASP.	When used along with an analog ASP.	When used along with an analog ASP.	Built-in VCO
16KRAM	External	○	○	○	○	○	○
Digital outputs	×	○	○	○	○	○	○
Interpolation	2	4	4	4	4	4	4
Zero cross muting	×	○	○	○	○	○	○
Level meter peak search	×	×	×	○	○	○	○
Bilingual function	×	×	×	○	○	○	○
Digital attenuator	×	×	×	×	×	×	○
2 fs	○	○	—	—	—	—	—
4 fs	—	—	—	○	—	—	—
8 fs	—	—	—	—	○	—	○
Digital de-emphasis	×	×	×	○	○	×	○
One-bit D/A converter	×	×	×	×	×	×	○

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of February, 1997. Specifications and information herein are subject to change without notice.