

SANYONo. \times 5107**LC78817, 78817M****16-Bit D/A Converter for Digital Audio****Preliminary****Overview**


The LC78817 and LC78817M are 16-bit CMOS D/A converters for use in digital audio systems. They adopt a dynamic level shifting conversion technique that uses a resistor string for the upper 8 bits, PWM for the middle 4 bits, and level shifting for the lower 4 bits.

Features


- Support for two's complement data
- Two D/A converter channels on a single chip (synchronous outputs)
- Maximum conversion frequency: 192 kHz (supports 4 \times oversampling)
- On-chip output operational amplifiers
- No deglitching circuit required
- Si-gate CMOS process for low power dissipation
- Single 5 V power supply
- Low voltage operation (3.0 V) possible

Package Dimensions

unit: mm

3001B-DIP8

unit: mm

3086A-MFP10S**Specifications****Absolute Maximum Ratings at $T_a = 25^\circ\text{C}$**

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	$V_{DD\text{ max}}$		-0.3 to +7.0	V
Input voltage	V_{IN}		-0.3 to $V_{DD} + 0.3$	V
Output voltage	V_{OUT}		-0.3 to $V_{DD} + 0.3$	V
Operating temperature	T_{opr}		-30 to +75	$^\circ\text{C}$
Storage temperature	T_{stg}		-40 to +125	$^\circ\text{C}$

SANYO Electric Co., Ltd. Semiconductor Business Headquarters

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

Allowable Operating Ranges


Parameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage	V_{DD}		3.0	5.0	5.5	V
Operating temperature	T_{opr}		-30		+75	°C

DC Characteristics at $T_a = -30$ to $+75^\circ\text{C}$, $V_{DD} = 3.0$ to 5.5 V, $V_{SS} = 0$ V

Parameter	Symbol	Conditions	min	typ	max	Unit
Input high level voltage	V_{IH}		2.2			V
Input low level voltage	V_{IL}				0.8	V

AC Characteristics at $T_a = -30$ to $+75^\circ\text{C}$, $V_{DD} = 3.0$ to 5.5 V, $V_{SS} = 0$ V

Parameter	Symbol	Conditions	min	typ	max	Unit
Clock pulse width	T_{BCW}	BCLK	35			ns
Setup time	T_{DS}	LRCK, DATA	20			ns
Hold time	T_{DH}	LRCK, DATA	20			ns
Rise time	T_r	BCLK, LRCK			30	ns
Fall time	T_f	BCLK, LRCK			30	ns



A03782

Electrical Characteristics (1) at $T_a = 25^\circ\text{C}$, $V_{DD} = 5.0$ V, $GND = 0$ V

Parameter	Symbol	Conditions	min	typ	max	Unit
Resolution	RES			16		bits
Conversion frequency	F_S				192	kHz
Total harmonic distortion	THD1	$f = 1$ kHz, 0 dB			0.09	%
Dynamic range	D_R	$f = 1$ kHz, -60 dB	94	96		dB
Crosstalk	C-T	$f = 1$ kHz, 0 dB			-85	dB
Signal-to-noise ratio	S/N	JIS-A	96	100		dB
Full-scale output voltage	VFS		2.8	3.0	3.2	Vp-p
Power dissipation	P_d			30	45	mW
Output load resistance	R_L^*	Pins 1 and 8 (1 and 10)	5			k Ω

Note: * Values in parentheses apply to the LC78817M

Test circuit: Use a circuit that conforms to the sample application circuit shown and a 176.4 kHz sampling frequency (F_S).

LC78817, 78817M



Electrical Characteristics (2) at $T_a = 25^\circ\text{C}$, $V_{DD} = 3.0\text{ V}$, $GND = 0\text{ V}$

Parameter	Symbol	Conditions	min	typ	max	Unit
Resolution	RES			16		bits
Conversion frequency	F_S				192	kHz
Total harmonic distortion	THD1	$f = 1\text{ kHz}$, 0 dB			0.1	%
Dynamic range	D_R	$f = 1\text{ kHz}$, -60 dB	92	94		dB
Crosstalk	C-T	$f = 1\text{ kHz}$, 0 dB			-85	dB
Signal-to-noise ratio	S/N	JIS-A	94	98		dB
Full-scale output voltage	VFS		1.65	1.8	1.95	Vp-p
Power dissipation	P_d			5	7.5	mW
Output load resistance	R_L^*	Pins 1 and 8 (1 and 10)	30			k Ω


Note: * Values in parentheses apply to the LC78817M

Test circuit: Use a circuit that conforms to the sample application circuit shown and a 176.4 kHz sampling frequency (F_S).

Pin Assignments



Block Diagram



Pin Functions

Pin No.		Symbol	Function and Operation
LC78817	LC78817M		
1	1	CH1OUT	CH1 analog output (left channel)
2	2	V _{DD}	Power supply voltage
—	3	NC	No connection
3	4	BCLK	Bit clock input This pin inputs the clock used for bit serial input of the digital audio input data.
4	5	LRCK	L/R clock input This pin inputs the signal that discriminates the left and right digital audio data signals.
5	6	DATA	Digital audio data input This pin inputs data in an msb-first bit-serial format. (A two's complement representation is used.)
6	7	GND	Ground
—	8	NC	No connection
7	9	REFH	Reference voltage Connect to ground through a capacitor.
8	10	CH2OUT	CH2 analog output (right channel)

Operating Description

1. Digital Audio Data Input

The digital audio data is a 16-bit signal in an msb-first two's complement format. The 16 bits of data are acquired in synchronization with the rising edge of BCLK starting with the msb. See the timing chart for details.

2. Conversion (see Figure 1)

The LC78817 and LC78817M includes two independent D/A converter circuits, one each for channels one and two. It adopts a dynamic level shifting conversion technique that uses a resistor-string D/A converter, a PWM (pulse width modulation) D/A converter, and a level shifting D/A converter. After latching the 16 bits of digital audio data (D₁₅ to D₀):

- the upper 8 bits (D₁₅ to D₈) are input to the resistor-string D/A converter, and
- the middle 4 bits (D₇ to D₄) are input to the PWM D/A converter, and
- the lower 4 bits (D₃ to D₀) are input to the level-shifting D/A converter.

• Resistor-string D/A converter

This is a D/A converter in which a total of 256 (= 2⁸) unit-resistance resistors are connected in series and the potential applied to the ends of that resistor string is voltage divided into 256 equal intervals. Of these resistor-divided potentials, two adjacent potentials, V₁ and V₂, are selected by a switching circuit according to the value of the upper 8 bits of the data. These two potentials are output to the PWM D/A converter. Note that these potentials are related as follows:

$$V_2 - V_1 = (V_H - V_L)/256$$

• PWM D/A converter

This is a 4-bit D/A converter that divides (by 16) the interval between the two potentials, V₁ and V₂, output by the resistor-string D/A converter. This circuit outputs one or the other of the V₁ and V₂ potentials from the CH1OUT (or CH2OUT) pin according to the value of the middle 4 bits of the data.

• Level shifting D/A converter

This 4-bit D/A converter is implemented by connecting the variable resistors VRH and VRL in series at the ends of the resistor-string D/A converter. The values of the VRH and VRL variable resistors are modified according to the value of the low-order 4 bits of the data as follows:

- The value of VRH + VRL is held fixed regardless of the value of the data.
- The values of VRH and VRL are changed in R/256 unit steps (where R is the value of the resistor-string D/A converter unit resistors) over the range zero to 15R/256.

This causes the resistor-string D/A converter V₁ and V₂ outputs to change in $\Delta V/256$ steps (where $\Delta V = (V_H - V_L)/256$) over the range 0 to $15 \times \Delta V/256$ according to the value of the lower 4 bits of the data.



Figure 1


Digital Audio Data Input (timing chart)

The digital audio data is a 16-bit serial signal in an msb-first twos complement format. The 16-bit serial data is input from the DATA pin to an internal register on the rising edge of BCLK, and is acquired on the LRCK rising or falling edge.



Note: BCLK must be a multiple of 16 times the LRCK period, i.e., 32, 48, or 64 clocks. Conversion errors in the PWM D/A converter (middle 4 bits of data) will occur for any other number of clock cycles.

Sample Application Circuit



A03798

Note: A bypass capacitor must be connected between V_{DD} and GND as close as possible to the LSI itself.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of June, 1995. Specifications and information herein are subject to change without notice.