

SANYONo. \times 4604A**LC8211****Halftone Processing IC for Fax, Copier and Scanner****Preliminary****Overview**


The LC8211 inputs the multi-level image data output from the LC8210 (multi-level image processing IC), and performs a process to create high quality binary image data. The LC8211 can be applied to OA equipments such as G3 and G4 facsimiles, image file systems, digital photocopiers and image scanners. The multi-level data is segmented into areas of character, photographs and screened halftone areas, and performs binary coding using various advanced processing methods.

Features

- No. of processed pixels 8192pixels/line max.
The number of pixels can be set in pixel units.
- Processing speed : 200ns/pixel max
- Document segmentation (characters, photographs, screened halftone areas)
- Simple binary coding process (fixed threshold, density adaptive threshold)
- Simulated halftone process
Structural dither method (64-tone) Dither threshold value can be set.
Error diffusion method (64-tone)
- Image reduction Image data compression, black fine line retention, white fine line retention
- Single 5V power supply and low power consumption using CMOS

Package Dimensions

(unit : mm)

3151-QIP100E**Specifications**

Absolute maximum ratings at Ta = 25°C, GND = 0V

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max		- 0.3 to + 7.0	V
Input/output voltage	V _I , V _O		- 0.3 to V _{DD} + 0.3	V
Operation ambient temperature	T _{opr}		- 30 to + 70	°C
Storage ambient temperature	T _{stg}		- 55 to + 125	°C
Soldering heat resistance		10s	235	°C

SANYO Electric Co., Ltd. Semiconductor Business Headquarters

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

11795TH (KOTO)/82093JN (KOTO) No.4604-1/7

Allowable Operating Ranges at $T_a = -30$ to $+70^\circ\text{C}$, $GND = 0V$

DC Characteristics at $T_a = -30$ to $+70^\circ\text{C}$, $\text{GND} = 0\text{V}$, $V_{\text{DD}} = 4.5$ to 5.5V

Block Diagram



Pin Functions

Type					
I	Input pin	B	Bidirectional pin	NC	Not connected
O	Output pin	P	Power pin		

Pin No.	Pin name	Type	Function
99	RD0	B	The CPU interface data bus terminal. RD7 is the MSB terminal, and RD0 is the LSB terminal.
100	RD1	B	
1	RD2	B	
2	RD3	B	
3	RD4	B	
4	RD5	B	
5	RD6	B	
6	RD7	B	
7	RA0	I	The CPU interface address bus terminal. RD3 is the MSB terminal, and RA0 is the LSB terminal.
8	RA1	I	
9	RA2	I	
10	RA3	I	
11	\overline{CS}	I	CPU interface chip select signal terminal
12	\overline{READ}	I	CPU interface READ signal terminal
13	\overline{WRITE}	I	CPU interface WRITE signal terminal
14	\overline{RESET}	I	System reset terminal
15	GND	P	Ground terminal
16	VDD	P	Power terminal
17	LMD0	B	Line memory data bus terminal. LMD7 is the MSB terminal, and LMD0 is the LSB terminal.
18	LMD1	B	
19	LMD2	B	
20	LMD3	B	
21	LMD4	B	
22	LMD5	B	
23	LMD6	B	
24	LMD7	B	
25	GND	P	ground terminal

Continued on next page.

Continued from preceding page.

Pin No.	Pin name	Type	Function
26	LMA0	O	Line memory address bus terminal LMA12 is the MSB terminal, and LMA0 is the LSB terminal.
27	LMA1	O	
28	LMA2	O	
29	LMA3	O	
30	LMA4	O	
31	LMA5	O	
32	LMA6	O	
33	LMA7	O	
34	LMA8	O	
35	LMA9	O	
36	LMA10	O	
37	LMA11	O	
38	LMA12	O	
39	LMAS	O	Line memory line identification terminal
40	GND	P	Ground terminal
41	VDD	P	Power terminal
42	$\overline{\text{LMRD}}$	O	Line memory READ terminal
43	$\overline{\text{LMWR}}$	O	Line memory WRITE terminal
44	EMD0	B	Error diffusion memory data bus terminal EMD7 is the MSB terminal, and EMD0 is the LSB terminal.
45	EMD1	B	
46	EMD2	B	
47	EMD3	B	
48	EMD4	B	
49	EMD5	B	
50	EMD6	B	
51	EMD7	B	
52	GND	P	Ground terminal
53	EMA0	O	Error diffusion memory address bus terminal EMA12 is the MSB terminal, and EMA0 is the LSB terminal.
54	EMA1	O	
55	EMA2	O	
56	EMA3	O	
57	EMA4	O	
58	EMA5	O	
59	EMA6	O	
60	EMA7	O	
61	EMA8	O	

Continued on next page.

Continued from preceding page.

Pin No.	Pin name	Type	Function
62	EMA9	O	Error diffusion memory address bus terminal EMA12 is the MSB terminal, and EMA0 is the LSB terminal.
63	EMA10	O	
64	EMA11	O	
65	EMA12	O	
66	VDD	P	Power terminal
67	GND	P	Ground terminal
68	$\overline{\text{EMRD}}$	O	Error diffusion memory READ signal terminal
69	$\overline{\text{EMWR}}$	O	Error diffusion memory WRITE signal terminal
70	PID0	I	Multi-level image data input terminal PID5 is the MSB terminal, and PID0 is the LSB terminal.
71	PID1	I	
72	PID2	I	
73	PID3	I	
74	PID4	I	
75	PID5	I	
76	PICK	I	Multi-level image data transfer clock
77	LNST	I	Multi-level image line synchronous signal
78	POD0	O	Binary image data parallel data bus POD7 is the new data, and POD0 is the old data.
79	POD1	O	
80	POD2	O	
81	POD3	O	
82	POD4	O	
83	POD5	O	
84	POD6	O	
85	POD7	O	
86	PODS	O	Binary image data serial data bus
87	POCK	O	Binary image data serial transfer clock
88	EFPD	O	Binary image data output valid period signal
89	VDD	P	Power terminal
90	GND	P	Ground terminal
91	DREQ	O	DMA data request signal
92	$\overline{\text{ACK}}$	I	DMA acknowledge input
93	CLKIN	I	System clock
94	MTP	O	Motor drive timing signal
95	NC	NC	
96	NC	NC	
97	TEST	I	Test terminal (normal grounding)
98	GND	P	Ground terminal


AC Characteristics

When GND=0V, $V_{DD}=4.5$ to $5.5V$, $T_a=-30$ to $+70^{\circ}C$, $C_L=50pF$ and high level voltage is $2.2V$ and low level voltage is $0.8V$.

Input Clock

Parameter	Symbol	Ratings			Unit
		min	typ	max	
Cycle time of input signal SYSCLK	t1	50			ns


Note : The clock duty must be set to 50%.



A01571

Reset


Parameter	Symbol	Ratings			Unit
		min	typ	max	
Downward pulse width of input signal RESET	t1	500			ns



A01572

CPU Interface (READ)


Parameter	Symbol	Ratings			Unit
		min	typ	max	
For READ ↓, CS setup time	t1	20			ns
For READ ↓, RA7 to 0 setup time	t2	20			ns
READ pulse width	t3	50			ns
For READ ↑, CS hold time	t4	20			ns
For READ ↑, RA7 to 0 hold time	t5	20			ns
For READ ↓, RD7 to 0 delay time	t6			40	ns
For READ ↑, RD7 to 0 delay time	t7	0		20	ns



A01573

CPU Interface (WRITE)

Parameter	Symbol	Ratings			Unit
		min	typ	max	
For WRITE ↓, CS setup time	t1	20			ns
For WRITE ↓, RA7 to 0 setup time	t2	20			ns
WRITE pulse width	t3	50			ns
For WRITE ↑, CS hold time	t4	20			ns
For WRITE ↑, RA7 to 0 hold time	t5	20			ns
For WRITE ↑, RD7 to 0 setup time	t6	20			ns
For WRITE ↑, RD7 to 0 hold time	t7	10			ns



A01574

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use;
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.