

-

The schematic diagram illustrates a 3.3V 8A DC-DC converter. The main power stage consists of the SP7652 controller (U1) and the SPX5205 MOSFET (U2). The input voltage (VIN) is 12V, which is filtered by capacitors C1 and C4. The feedback network includes resistors R3 and R4, and capacitors C2 and C3. The output voltage (VOUT) is 3.3V, regulated by the feedback network. The power MOSFET (U2) is driven by the SP7652 controller (U1) through a gate driver circuit consisting of a resistor R5 and a capacitor CBST. The output filter includes an inductor L1 and a capacitor C3. The schematic also shows various ground connections (PGND, GND, GND2) and component values for resistors (R1, R2, R3, R4, R5, RZ2, RZ3) and capacitors (C1, C2, C3, C4, C5, C6, C7, C8, C9, C10, C11, C12, C13, C14, C15, C16, C17, C18, C19, C20, C21, C22, C23, C24, C25, C26, C27, C28, C29, C30, C31, C32, C33, C34, C35, C36, C37, C38, C39, C40, C41, C42, C43, C44, C45, C46, C47, C48, C49, C50, C51, C52, C53, C54, C55, C56, C57, C58, C59, C60, C61, C62, C63, C64, C65, C66, C67, C68, C69, C70, C71, C72, C73, C74, C75, C76, C77, C78, C79, C80, C81, C82, C83, C84, C85, C86, C87, C88, C89, C90, C91, C92, C93, C94, C95, C96, C97, C98, C99, C100).

Notes:

U1 Bottom-Side Layout should have three Contacts which are isolated from one of another, Q1 & Q2 Drain Contact and Controller GND Contact

ALL RESISTORS & CAPACITORS SIZE 0603 UNLESS OTHERWISE SPECIFIED

USING THE EVALUATION BOARD

1) Powering Up the SP7652EB Circuit

Connect the SP7652 Evaluation Board with an external +12V power supply. Connect with short leads and large diameter wire directly to the “VIN” and “GND” posts. Connect a Load between the VOUT and GND2 posts, again using short leads with large diameter wire to minimize inductance and voltage drops.

2) Measuring Output Load Characteristics

It's best to GND reference scope and digital meters using the Star GND post in the center of the board. VOUT ripple can best be seen touching probe tip to the pad for C3 and scope GND collar touching Star GND post – avoid a GND lead on the scope which will increase noise pickup.

3) Using the Evaluation Board with Different Output Voltages

While the SP7652 Evaluation Board has been tested and delivered with the output set to 3.30V, by simply changing one resistor, R2, the SP7652 can be set to other output voltages. The relationship in the following formula is based on a voltage divider from the output to the feedback pin VFB, which is set to an internal reference voltage of 0.80V. Standard 1% metal film resistors of surface mount size 0603 are recommended.

$$V_{out} = 0.80V (R1 / R2 + 1) \Rightarrow R2 = R1 / [(V_{out} / 0.80V) - 1]$$

Where $R1 = 68.1K\Omega$ and for $V_{out} = 0.80V$ setting, simply remove R2 from the board. Furthermore, one could select the value of R1 and R2 combination to meet the exact output voltage setting by restricting R1 resistance range such that $50K\Omega \leq R1 \leq 100K\Omega$ for overall system loop stability.

Note that since the SP7652 Evaluation Board design was optimized for 12V down conversion to 3.30V, changes of output voltage and/or input voltage will alter performance from the data given in the Power Supply Data section. In addition, the SP7652EU provides short circuit protection by sensing Vout at GND.

POWER SUPPLY DATA

The SP7652EU is designed with a very accurate 1.0% reference over line, load and temperature. Figure 1 data shows a typical SP7652 Evaluation Board Efficiency plot, with efficiencies to 90% and output currents to 8A. SP7652EU Load Regulation is shown in Figure 2 of only 0.4% change in output voltage from no load to 8A load. Figures 3 and 4 illustrate a 4A to 8A and 0A to 8A Load Step. Start-up Response in Figures 5, 6 and 7 show a controlled start-up with different output load behavior when power is applied where the input current rises smoothly as the Softstart ramp increases. In Figure 8 the SP7652EU is configured for hiccup mode in response to an output dead short circuit condition and will Softstart until the over-load is removed. Figure 9 and 10 show output voltage ripple less than 50mV at no load to 8A load.

While data on individual power supply boards may vary, the capability of the SP7652EU of achieving high accuracy over a range of load conditions shown here is quite impressive and desirable for accurate power supply design.




Figure 1. Efficiency vs Load




Figure 2. Load Regulation




Figure 3. Load Step Response: 4->8A




Figure 4. Load Step Response: 0->8A




Figure 5. Start-Up Response: No Load




Figure 6. Start-Up Response: 4A Load




Figure 7. Start-Up Response: 8A Load




Figure 8. Output Load Short Circuit

+5V BIAS SUPPLY APPLICATION SCHEMATIC

In this application example, the SP7652EU is powered by an external +5V bias supply which current consumption of 20mA Maximum. If this supply is not available than it is recommend Sipex SPX5205 Low-Noise LDO Voltage Regulator which is included on the SP7652 Evaluation Board.





Figure 9. Output Ripple: No Load




Figure 10. Output Ripple: 8A Load

DIFFERENT +5V BIAS SUPPLY SCHEMES APPLICATION SCHEMATIC

The SP7652EU VCC Bias Supply can be derived from Vin or external bias with several biasing options. The transistor plus zener diode +5V bias supply could also be used as shown in Figure 11.





Figure 11. Transistor plus Zener Diode +5V Supply Application Schematic

Table 1: SP7652EB Suggested Components and Vendor Lists

INDUCTORS - SURFACE MOUNT								
Inductance (uH)	Manufacturer/Part No.	Inductor Specification					Manufacturer Website	
		Series R	Isat	Size		Inductor Type		
		mOhms	(A)	LxW(mm)	Ht.(mm)			
1.5	Inter-Technical SC7232-1R5M	8.8	13	6.8x6.8	4.5	Shielded Ferrite Core	www.inter-technical.com	
1.5	Coilcraft DO3316P-152	9.0	8.0	12.95x9.40	5.5	Non-Shielded Ferrite Core	www.coilcraft.com	
CAPACITORS - SURFACE MOUNT								
Capacitance(uF)	Manufacturer/Part No.	Capacitor Specification					Manufacturer Website	
		ESR	Ripple Current	Size		Voltage (V)		Capacitor Type
		mOhms (max)	(A) @ 45C	LxW(mm)	Ht.(mm)			
22	TDK C3225X5R1C226M	2.0	4.0	3.2x2.5	2.0	16.0	X5R Ceramic	www.tdk.com
47	TDK C3225X5R0J476M	2.0	4.0	3.2x2.5	2.5	6.3	X5R Ceramic	www.tdk.com
Note: Components highlighted in bold are those used on the SP7652 Evaluation Board.								

TYPE III LOOP COMPENSATION DESIGN

The open loop gain of the SP7652EB can be divided into the gain of the error amplifier **G_{amp(s)}**, PWM modulator **G_{pw}**, buck converter output stage **G_{out(s)}**, and feedback resistor divider **G_{fbk}**. In order to crossover at the selecting frequency **f_{co}**, the gain of the error amplifier has to compensate for the attenuation caused by the rest of the loop at this frequency. The goal of loop compensation is to manipulate the open loop frequency response such that its gain crosses over 0dB at a slope of -20dB/dec. The open loop crossover frequency should be higher than the ESR zero of the output capacitors but less than 1/5 to 1/10 of the switching frequency **f_s** to insure proper operation. Since the SP7652EB is designed with Ceramic Type output capacitors, a Type III compensation circuit is required to give a phase boost of 180° in order to counteract the effects of the output **LC** under damped resonance double pole frequency.



Definitions:

Resr := Output Capacitor Equivalent Series Resitance

Rdc := Output Inductor DC Resistance

Vramp_pp := SP7652 Internal RAMP Amplitude Peak to Peak Voltage

Conditions:

Cz2 >> Cp1 and R1 >> Rz3

Output Load Resistance >> Resr and Rdc

Figure 12. Voltage Mode Control Loop with Loop Dynamic for Type III Compensation

The simple guidelines for positioning the poles and zeros and for calculating the component values for Type III compensation are as follows.

- a. Choose **fco** = $f_s / 10$
- b. Calculate **fp_LC**

$$f_{p_LC} = 1 / 2\pi [(L) (C)]^{1/2}$$
- c. Calculate **fz_ESR**

$$f_{z_ESR} = 1 / 2\pi (R_{esr}) (C_{out})$$
- d. Select **R1** component value such that $50k\Omega \leq R1 \leq 100k\Omega$
- e. Calculate **R2** base on the desired Vout

$$R2 = R1 / [(V_{out} / 0.80V) - 1]$$
- f. Select the ratio of **Rz2 / R1** gain for the desired gain bandwidth

$$Rz2 = R1 (V_{ramp_pp} / V_{in_max}) (f_{co} / f_{p_LC})$$
- g. Calculate **Cz2** by placing the zero at $\frac{1}{2}$ of the output filter pole frequency

$$Cz2 = 1 / \pi (Rz2) (f_{p_LC})$$
- h. Calculate **Cp1** by placing the first pole at ESR zero frequency

$$Cp1 = 1 / 2\pi (Rz2) (f_{z_ESR})$$
- i. Calculate **Rz3** by setting the second pole at $\frac{1}{2}$ of the switching frequency and the second zero at the output filter double pole frequency

$$Rz3 = 2 (R1) (f_{p_LC}) / f_s$$
- j. Calculate **Cz3** from **Rz3** component value above

$$Cz3 = 1 / \pi (Rz3) (f_s)$$
- k. Choose $100pF \leq C_{f1} \leq 220pF$ to stabilize the SP7652EU internal Error Amplify

As a particular example, consider for the following SP7652EB with a **Type III** Voltage Loop Compensation component selections:

Vin = 5 to 15V

Vout = 3.30V @ 0 to 8A load

Select **L = 1.5uH** => yield $\approx 35\%$ of maximum 8A output current ripple.

Select **Cout = 47uF Ceramic** capacitor ($R_{esr} \approx 2m\Omega$)

fs = 600khz SP7652 internal Oscillator Frequency

Vramp_pp = 1.0V SP7652 internal Ramp Peak to Peak Amplitude

Step by step design procedures:

- a. **fco** = $600khz / 10 = 60khz$
- b. **fp_LC** = $1 / 2\pi [(1.5uH)(47uF)]^{1/2} \approx 20khz$
- c. **fz_ESR** = $1 / 2\pi (2m\Omega)(47uF) \approx 1.7Mhz$

- d. **R1** = 68.1k Ω , 1%
- e. **R2** = 68.1k Ω / [(3.30V / 0.80V) – 1] \cong 21.5k Ω , 1%
- f. **Rz2** = 68.1k Ω (1.0V / 15V) (60khz / 20khz) \approx 11.8k Ω , 1%
- g. **Cz2** = 1 / π (11.8k Ω) (20khz) \approx 1,000pF, X7R
- h. **Cp1** = 1 / 2 π (11.8k Ω) (1.7Mhz) \approx 10pF => Select **Cp1** = 22pF for noise filtering
- i. **Rz3** = 2 (68.1k Ω) (20khz) / 600khz \approx 5.23k Ω , 1%
- j. **Cz3** = 1 / π (5.23k Ω) (600khz) \cong 100pF, COG
- k. **Cf1** = 100pF to stabilize SP7652EU internal Error Amplify

+5V INPUT WITH A TYPE III COMPENSATION APPLICATION SCHEMATIC

Figure 13 shows another example of SP7652EU configures for +5V input by simply changing a few external resistors and capacitors components value for delivering a 0-8A output with excellent line and load regulation.





Figure 13. SP7652EU Configures for Vin = 5V, Vout = 3.3V at 0-8A Output Load Current

TYPE II LOOP COMPENSATION DESIGN

Type II compensation is specifically used when an Electrolytic or Tantalum output capacitor is chosen at the converter output due to its low cost. In that case, the zero caused by the output capacitor ESR is within a few khz and this is of course greatly simplifying the voltage loop compensation design. By adding an additional zero in the compensation loop before the first pole, the voltage loop bandwidth is extended with a 90° phase boost and hence the overall transient response time is improved. Most previous guidelines for calculating the component values for Type III compensation can be carries over for Type II except for the new **Rz**, **Cz** and **Cp** components. Note that Rz2, Cz2, Cp1, Rz3, and Cz3 components are not required for the Type II Loop Compensation Design.



Definitions:

Resr := Output Capacitor Equivalent Series Resitance

Rdc := Output Inductor DC Resistance

Vramp_pp := SP7652 Internal RAMP Amplitude Peak to Peak Voltage

Conditions:

$Cz \gg Cp$

Output Load Resistance \gg Resr and Rdc

Figure 14. Voltage Mode Control Loop with Loop Dynamic for Type II Compensation

- f. Select the ratio of **Rz / R1** gain for the desired gain bandwidth

$$R_z = R_1 (V_{ramp_pp} / V_{in_max}) (f_{co}) [f_{z_ESR} / (f_{p_LC})^2]$$
- g. Calculate **Cz** by placing the zero at 1/10 of the output filter pole frequency

$$C_z = 1 / 0.1(2\pi) (R_z) (f_{p_LC})$$
- h. Calculate **Cp** by placing the second pole at 1/2 of the switching frequency

$$C_p = 1 / \pi (R_z) (f_s)$$

As a particular example, consider for the following SP7652EB with a **Type II** Voltage Loop Compensation component selections:

$V_{in} = 5$ to $15V$

$V_{out} = 3.30V$ @ 0 to $8A$ load

Select **L = 1.5uH** => yield $\approx 35\%$ of maximum $8A$ output current ripple.

Select **Cout = 330uF Tantalum** capacitor ($R_{esr} \approx 10m\Omega$)

fs = $600kHz$ SP7652 internal Oscillator Frequency

Vramp_pp = $1.0V$ SP7652 internal Ramp Peak to Peak Amplitude

Step by step design procedures:

- a. $f_{co} = 600kHz / 10 = 60kHz$
- b. $f_{p_LC} = 1 / 2\pi [(1.5uH) (330uF)]^{1/2} \approx 7kHz$
- c. $f_{z_ESR} = 1 / 2\pi (10m\Omega) (330uF) \approx 50kHz$
- d. $R_1 = 68.1k\Omega, 1\%$
- e. $R_2 = 68.1k\Omega / [(3.30V / 0.80V) - 1] \cong 21.5k\Omega, 1\%$
- f. **Rz** = $68.1k\Omega (1.0V / 15V) (60kHz) [50kHz / (7kHz)^2] \approx 280k\Omega, 1\%$
- g. **Cz** = $1 / 0.1 (2\pi) (280k\Omega) (7kHz) \approx 820pF, COG$
- h. **Cp** = $1 / \pi (280k\Omega) (600kHz) \approx 2.2pF$
- i. $C_{f1} = 100pF$ to stabilize SP7652EU internal Error Amplify

+5V OUTPUT WITH A TYPE II COMPENSATION APPLICATION SCHEMATIC

SP7652EU with Tantalum output capacitor configures for $V_{in} = 12V$, $V_{out} = +5V$ at $0-8A$ output current. Figure 16 and 17 show output voltage ripple less than $53mV$ at no load to $8A$ load. Figure 18 and 19 show typical 92% efficiency and 0.3% load regulation plots with a Type II compensation application circuits.




Figure 15. SP7652EU with Tantalum Output Capacitor Configures for +5V Output




Figure 16. Output Ripple: No Load




Figure 17. Output Ripple: 8A Load




Figure 18. Efficiency vs Load




Figure 19. Load Regulation

+5V INPUT WITH A TYPE II COMPENSATION APPLICATION SCHEMATIC

SP7652EU with Tantalum output capacitor configures for $V_{in} = 5V$, $V_{out} = +3.3V$ at 0-8A output current. Figure 21 and 22 show output voltage ripple less than 30mV at no load to 8A load. Figure 23 and 24 show typical 94% efficiency and 0.3% load regulation plots with a Type II compensation application circuits.




Figure 20. SP7652EU with Tantalum Output Capacitor Configures for +5V Input




Figure 21. Output Ripple: No Load




Figure 22. Output Ripple: 8A Load




Figure 23. Efficiency vs Load




Figure 24. Load Regulation

PC LAYOUT DRAWINGS




Figure 25. SP7652EB Component Placement




Figure 26. SP7652EB PC Layout Top Side




Figure 27. SP7652EB PC Layout 2nd Layer Side




Figure 28. SP7652EB PC Layout 3rd Layer Side

