

Sample-and-Hold Driver IC for LCD

Description

The CXA2504N comprises a 6-channel sample-and-hold circuit and driver for liquid crystal display.

Features

- Built-in sample-and-hold circuit for phase matching
- Sample-and-hold circuit slew rate 280V/μs (Typ.)
- Driver slew rate 190V/μs (Typ.)  
(for 300pF load capacitance)
- Sample-and-hold circuit slew rate adjustment function
- Driver slew rate adjustment function

Structure

Bipolar silicon monolithic IC

Applications

- Liquid crystal projectors
- Liquid crystal viewfinders
- Small liquid crystal monitors



Absolute Maximum Ratings (Ta = 25°C)

- |   |        |                    |       |
|---|--------|--------------------|-------|
| • Supply voltage                          | Vcc1   | 17                 | V     |
|   | Vcc2   | 17                 | V     |
|   | Vcc3   | 7                  | V     |
| • Input pin voltage 1                     | VIN1*1 | Vcc1               | V     |
| • Input pin voltage 2                     | VIN2*2 | Vcc3               | V     |
| • Digital input pin voltage               | VP*3   | −0.3 to Vcc3 + 0.3 | V     |
| • Operating temperature                   | Topr   | −25 to +75         | °C    |
| • Storage temperature                     | Tstg   | −55 to +150        | °C    |
| • Allowable power dissipation (Ta ≤ 25°C) | PD     | 1.72*4             | W     |
| • Reduction rate (Ta > 25°C)              |        | 13.8*4             | mW/°C |

Operating Conditions

- |                |      |            |   |
|----------------|------|------------|---|
| Supply voltage | Vcc1 | 15.5 ± 0.8 | V |
|                | Vcc2 | 15.5 ± 0.8 | V |
|                | Vcc3 | 5.0 ± 0.5  | V |

\*1 Applies to Pins 4, 5, 6, 7, 8, 13, 14, 15, 16, 24, 26, 28, 34, 36 and 38.


\*2 Applies to Pins 17 and 39.

\*3 Applies to Pins 1, 2, 3, 18, 19, 20, 21 and 40.








\*4 When mounted on 40 × 40mm<sup>2</sup> square epoxy board.

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.



## Block Diagram



## Pin Description

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
1	SH4			CH4 sampling pulse input
2	SH5			CH5 sampling pulse input
3	SH6			CH6 sampling pulse input
18	SH1			CH1 sampling pulse input
19	SH2			CH2 sampling pulse input
20	SH3			CH3 sampling pulse input
21	SH7			Pulse input for simultaneous resampling of CH1, 2, and 3
40	SH8			Pulse input for simultaneous resampling of CH4, 5, and 6
4	BIAS IN56			Inputs IN5 and 6 signal center voltage
7	BIAS IN34			Inputs IN3 and 4 signal center voltage
14	BIAS IN12			Inputs IN1 and 2 signal center voltage
5	IN6			CH6 input*1
6	IN5			CH5 input*1
8	IN4			CH4 input*1
13	IN3			CH3 input*1
15	IN2			CH2 input*1
16	IN1			CH1 input*1
17	I SH	1.2V		Sets sample-and-hold circuit current. Sample-and-hold circuit slew rate changes.
39	I DR	1.2V		Sets output driver circuit current. Output driver circuit slew rate changes.

\*1 Do not input a signal of 2V or less to IN1 to IN6.

Pin No.	Symbol	Pin voltage	Equivalent circuit	Description
23	OUT1			CH1 output* <sup>2</sup>
25	OUT2			CH2 output* <sup>2</sup>
27	OUT3			CH3 output* <sup>2</sup>
33	OUT4			CH4 output* <sup>2</sup>
35	OUT5			CH5 output* <sup>2</sup>
37	OUT6			CH6 output* <sup>2</sup>
24	BIAS OUT1			Inputs OUT1 signal center voltage
26	BIAS OUT2			Inputs OUT2 signal center voltage
28	BIAS OUT3			Inputs OUT3 signal center voltage
34	BIAS OUT4			Inputs OUT4 signal center voltage
36	BIAS OUT5			Inputs OUT5 signal center voltage
38	BIAS OUT6			Inputs OUT6 signal center voltage
12	Vcc1	15.5V		Power supply for level shifter and S/H circuit
22	Vcc3	5.0V		5V system power supply
32	Vcc2	15.5V		Output driver power supply
9	GND			GND* <sup>3</sup>
10	GND			GND* <sup>3</sup>
11	GND			GND* <sup>3</sup>
29	GND			GND* <sup>3</sup>
30	GND			GND* <sup>3</sup>
31	GND			GND* <sup>3</sup>

\*<sup>2</sup> Power consumption varies depending on the output signal when driving load capacitance. Be careful not to go over the package allowable power dissipation.

\*<sup>3</sup> Pins 9 to 11 and 29 to 31 must be connected to GND potential; they must not be open.

## Electrical Characteristics

Unless otherwise specified:

$V_{cc1} = V_{cc2} = 15.5V$ ,  $V_{cc3} = 5.0V$ ,  $T_a = 25^{\circ}C$


SW1  $\rightarrow$  b, SW2  $\rightarrow$  b, SW3  $\rightarrow$  b, SW4  $\rightarrow$  b, SW5  $\rightarrow$  a, SW6  $\rightarrow$  a, SW7  $\rightarrow$  b, SW8  $\rightarrow$  a, SW13  $\rightarrow$  a, SW14  $\rightarrow$  b, SW15  $\rightarrow$  a, SW16  $\rightarrow$  a, SW18  $\rightarrow$  b, SW19  $\rightarrow$  b, SW20  $\rightarrow$  b, SW21  $\rightarrow$  b, SW24  $\rightarrow$  b, SW26  $\rightarrow$  b, SW28  $\rightarrow$  b, SW34  $\rightarrow$  b, SW36  $\rightarrow$  b, SW38  $\rightarrow$  b, SW40  $\rightarrow$  b

$V_1 = 5V$ ,  $V_2 = 5V$ ,  $V_3 = 5V$ ,  $V_{18} = 5V$ ,  $V_{19} = 5V$ ,  $V_{20} = 5V$ ,  $V_{21} = 5V$ ,  $V_{40} = 5V$ ,  $C_L = 300pF$

No.	Item	Symbol	Measurement conditions	Min.	Typ.	Max.	Unit
1	Current consumption (1)	I <sub>cc1</sub>	SW5 $\rightarrow$ b, SW6 $\rightarrow$ b, SW8 $\rightarrow$ b, SW13 $\rightarrow$ b, SW15 $\rightarrow$ b, SW16 $\rightarrow$ b, $V_1 = V_6 = V_8 = V_{13} = V_{15} = V_{16} = 7V$	—	17	24	mA
2	Current consumption (2)	I <sub>cc2</sub>		—	8	14	mA
3	Current consumption (3)	I <sub>cc3</sub>		—	12	17	mA
4	SH4 "H" pin current	I <sub>1H</sub>	SW1 $\rightarrow$ b, $V_1 = 5V$	-0.1	0	0.1	$\mu A$
5	SH4 "L" pin current	I <sub>1L</sub>	SW1 $\rightarrow$ b, $V_1 = 0V$	-12	-5.0	—	$\mu A$
6	SH5 "H" pin current	I <sub>2H</sub>	SW2 $\rightarrow$ b, $V_2 = 5V$	-0.1	0	0.1	$\mu A$
7	SH5 "L" pin current	I <sub>2L</sub>	SW2 $\rightarrow$ b, $V_2 = 0V$	-12	-5.0	—	$\mu A$
8	SH6 "H" pin current	I <sub>3H</sub>	SW3 $\rightarrow$ b, $V_3 = 5V$	-0.1	0	0.1	$\mu A$
9	SH6 "L" pin current	I <sub>3L</sub>	SW3 $\rightarrow$ b, $V_3 = 0V$	-12	-5.0	—	$\mu A$
10	BIAS IN56 pin current	I <sub>4</sub>	SW4 $\rightarrow$ a, $V_4 = 7V$	-0.2	0	0.2	$\mu A$
11	IN6 pin current	I <sub>5</sub>	SW5 $\rightarrow$ b, $V_5 = 7V$	—	0.5	2.0	$\mu A$
12	IN5 pin current	I <sub>6</sub>	SW6 $\rightarrow$ b, $V_6 = 7V$	—	0.5	2.0	$\mu A$
13	BIAS IN34 pin current	I <sub>7</sub>	SW7 $\rightarrow$ a, $V_7 = 7V$	-0.2	0	0.2	$\mu A$
14	IN4 pin current	I <sub>8</sub>	SW8 $\rightarrow$ b, $V_8 = 7V$	—	0.5	2.0	$\mu A$
15	IN3 pin current	I <sub>13</sub>	SW13 $\rightarrow$ b, $V_{13} = 7V$	—	0.5	2.0	$\mu A$
16	BIAS IN12 pin current	I <sub>14</sub>	SW14 $\rightarrow$ a, $V_{14} = 7V$	-0.2	0	0.2	$\mu A$
17	IN2 pin current	I <sub>15</sub>	SW15 $\rightarrow$ b, $V_{15} = 7V$	—	0.5	2.0	$\mu A$
18	IN1 pin current	I <sub>16</sub>	SW16 $\rightarrow$ b, $V_{16} = 7V$	—	0.5	2.0	$\mu A$
19	SH1 "H" pin current	I <sub>18H</sub>	SW18 $\rightarrow$ b, $V_{18} = 5V$	-0.1	0	0.1	$\mu A$
20	SH1 "L" pin current	I <sub>18L</sub>	SW18 $\rightarrow$ b, $V_{18} = 0V$	-12	-5	—	$\mu A$
21	SH2 "H" pin current	I <sub>19H</sub>	SW19 $\rightarrow$ b, $V_{19} = 5V$	-0.1	0	0.1	$\mu A$
22	SH2 "L" pin current	I <sub>19L</sub>	SW19 $\rightarrow$ b, $V_{19} = 0V$	-12	-5	—	$\mu A$
23	SH3 "H" pin current	I <sub>20H</sub>	SW20 $\rightarrow$ b, $V_{20} = 5V$	-0.1	0	0.1	$\mu A$
24	SH3 "L" pin current	I <sub>20L</sub>	SW20 $\rightarrow$ b, $V_{20} = 0V$	-12	-5	—	$\mu A$
25	SH7 "H" pin current	I <sub>21H</sub>	SW21 $\rightarrow$ b, $V_{21} = 5V$	-0.1	0	0.1	$\mu A$
26	SH7 "L" pin current	I <sub>21L</sub>	SW21 $\rightarrow$ b, $V_{21} = 0V$	-12	-5	—	$\mu A$
27	BIAS OUT1 pin current	I <sub>24</sub>	SW24 $\rightarrow$ a, $V_{24} = 7V$	-0.2	0	0.2	$\mu A$
28	BIAS OUT2 pin current	I <sub>26</sub>	SW26 $\rightarrow$ a, $V_{26} = 7V$	-0.2	0	0.2	$\mu A$
29	BIAS OUT3 pin current	I <sub>28</sub>	SW28 $\rightarrow$ a, $V_{28} = 7V$	-0.2	0	0.2	$\mu A$
30	BIAS OUT4 pin current	I <sub>34</sub>	SW34 $\rightarrow$ a, $V_{34} = 7V$	-0.2	0	0.2	$\mu A$
31	BIAS OUT5 pin current	I <sub>36</sub>	SW36 $\rightarrow$ a, $V_{36} = 7V$	-0.2	0	0.2	$\mu A$

No.	Item	Symbol	Measurement conditions	Min.	Typ.	Max.	Unit
32	BIAS OUT6 pin current	I <sub>38</sub>	SW38 → a, V <sub>38</sub> = 7V	−0.2	0	0.2	μA
33	SH8 “H” pin current	I <sub>40H</sub>	SW40 → b, V <sub>40</sub> = 5V	−0.1	0	0.1	μA
34	SH8 “L” pin current	I <sub>40L</sub>	SW40 → b, V <sub>40</sub> = 0V	−12	−5	—	μA
35	I SH pin voltage	V <sub>17</sub>		—	1.2	—	V
36	I DR pin voltage	V <sub>39</sub>		—	1.2	—	V
37	Output potential difference between channels	ΔV <sub>O</sub>	Set SW5 → b, SW6 → b, SW8 → b, SW13 → b, SW15 → b, SW16 → b, V <sub>5</sub> = V <sub>6</sub> = V <sub>8</sub> = V <sub>13</sub> = V <sub>15</sub> = V <sub>16</sub> = 2V, 7V, 11.5V. Measure output DC voltage for TP23, TP25, TP27, TP33, TP35 and TP37 relative to each input DC voltage. ΔV <sub>O</sub> = MAX (output voltage – input voltage) – MIN (output voltage – input voltage)	—	—	25	mV
38	Gain difference between channels	ΔV <sub>d</sub>	Set SW4 → a, SW5 → b, SW6 → b, SW7 → a, SW8 → b, SW13 → b, SW14 → a, SW15 → b, SW16 → b, SW24 → a, SW26 → b, SW28 → b, SW34 → b, SW36 → b, SW38 → b, V <sub>4</sub> = V <sub>7</sub> = V <sub>14</sub> = V <sub>24</sub> = V <sub>26</sub> = V <sub>28</sub> = V <sub>34</sub> = V <sub>36</sub> = V <sub>38</sub> = 7V, V <sub>5</sub> = V <sub>6</sub> = V <sub>8</sub> = V <sub>13</sub> = V <sub>15</sub> = V <sub>16</sub> = 2V, 11.5V. Measure output DC voltage for TP23, TP25, TP27, TP33, TP35 and TP37 relative to each input DC voltage. ΔV <sub>dmax</sub> = MAX (output voltage (11.5V input) – output voltage (2.0V input)) ΔV <sub>dmin</sub> = MIN (output voltage (11.5V input) – output voltage (2.0V input)) And, calculate the difference between channels of its voltage difference. ΔV <sub>d</sub> = ΔV <sub>dmax</sub> – ΔV <sub>dmin</sub>	—	—	25	mV
39	Input/output gain	G <sub>IO</sub>	Set SW4 → a, SW7 → a, SW14 → a, SW24 → a, SW26 → a, SW28 → a, SW34 → a, SW36 → a, SW38 → a, V <sub>4</sub> = V <sub>7</sub> = V <sub>14</sub> = V <sub>24</sub> = V <sub>26</sub> = V <sub>28</sub> = V <sub>34</sub> = V <sub>36</sub> = V <sub>38</sub> = 7V. Input SG1 to (IN1) to (IN6) and measure gain between input and output for TP23, TP25, TP27, TP33, TP35 and TP37 (refer to output waveforms (1)).	−0.5	−0.1	—	dB
40	Sample-and-hold slew rate (1)	R <sub>TSH1</sub>	Set SW1 → a, SW2 → a, SW3 → a, SW4 → a, SW7 → a, SW14 → a, SW18 → a, SW19 → a, SW20 → a, SW24 → a, SW26 → a, SW28 → a, SW34 → a, SW36 → a, SW38 → a, V <sub>4</sub> = V <sub>7</sub> = V <sub>14</sub> = V <sub>24</sub> = V <sub>26</sub> = V <sub>28</sub> = V <sub>34</sub> = V <sub>36</sub> = V <sub>38</sub> = 7V, (SH1) to (SH6) = SG4. Input SG2 and SG3 to (IN1) to (IN6) and measure output waveform (2) V for TP23, TP25, TP27, TP33, TP35 and TP37. $R_{TSH1} = \frac{V}{15 \times 10^{-3}} \text{ (V/}\mu\text{s)}$	220	280	—	V/μs
41	Sample-and-hold slew rate (2)	R <sub>TSH2</sub>	Set SW4 → a, SW7 → a, SW14 → a, SW21 → a, SW24 → a, SW26 → a, SW28 → a, SW34 → a, SW36 → a, SW38 → a, SW40 → a, V <sub>4</sub> = V <sub>7</sub> = V <sub>14</sub> = V <sub>24</sub> = V <sub>26</sub> = V <sub>28</sub> = V <sub>34</sub> = V <sub>36</sub> = V <sub>38</sub> = 7V, (SH7) = (SH8) = SG4. Input SG2 and SG3 to (IN1) to (IN6) and measure output waveform (2) V for TP23, TP25, TP27, TP33, TP35 and TP37. $R_{TSH2} = \frac{V}{15 \times 10^{-3}} \text{ (V/}\mu\text{s)}$	220	280	—	V/μs



No.	Item	Symbol	Measurement conditions	Min.	Typ.	Max.	Unit
42	Sample-and-hold droop rate (1)	RD1	<p>Set SW1 → a, SW2 → a, SW3 → a, SW4 → a, SW5 → b, SW6 → b, SW7 → a, SW8 → b, SW13 → b, SW14 → a, SW15 → b, SW16 → b, SW18 → a, SW19 → a, SW20 → a, SW24 → a, SW26 → a, SW28 → a, SW34 → a, SW36 → a, SW38 → a,  <math>V_4 = V_7 = V_{14} = V_{24} = V_{26} = V_{28} = V_{34} = V_{36} = V_{38} = 7V</math>,            (SH1) to (SH6) = SG5, <math>V_5 = V_6 = V_8 = V_{13} = V_{15} = V_{16} = 2V, 7V, 11.5V</math>.            Measure output waveform (3) V for TP23, TP25, TP27, TP33, TP35 and TP37 relative to each input DC.  <math>RD1 = \frac{V}{10}</math> (mV/μs)</p>	—	—	±40	mV/μs
43	Sample-and-hold droop rate (2)	RD2	<p>Set SW4 → a, SW5 → b, SW6 → b, SW7 → a, SW8 → b, SW13 → b, SW14 → a, SW15 → b, SW16 → b, SW21 → a, SW24 → a, SW26 → a, SW28 → a, SW34 → a, SW36 → a, SW38 → a, SW40 → a,  <math>V_4 = V_7 = V_{14} = V_{24} = V_{26} = V_{28} = V_{34} = V_{36} = V_{38} = 7V</math>,            (SH7) = (SH8) = SG5, <math>V_5 = V_6 = V_8 = V_{13} = V_{15} = V_{16} = 2V, 7V, 11.5V</math>.            Measure output waveform (3) V for TP23, TP25, TP27, TP33, TP35 and TP37 relative to each input DC.  <math>RD2 = \frac{V}{10}</math> (mV/μs)</p>	—	—	±40	mV/μs
44	Driver slew rate	RTDR	<p>Set SW4 → a, SW7 → a, SW14 → a, SW21 → a, SW24 → a, SW26 → a, SW28 → a, SW34 → a, SW36 → a, SW38 → a, SW40 → a,  <math>V_4 = V_7 = V_{14} = V_{24} = V_{26} = V_{28} = V_{34} = V_{36} = V_{38} = 7V</math>,            (SH7) = (SH8) = SG8.            Input SG6 and SG7 to (IN1) to (IN6) and measure output waveform (4) t and V for TP23, TP25, TP27, TP33, TP35 and TP37.  <math>RTDR = \frac{V \times 0.8}{t}</math> (V/μs)</p>	130	190	—	V/μs
45	SH7, SH8 → output propagation delay time	tPLH (H) tPHL (H) tPLH (L) tPHL (L)	<p>Set SW4 → a, SW7 → a, SW14 → a, SW21 → a, SW24 → a, SW26 → a, SW28 → a, SW34 → a, SW36 → a, SW38 → a, SW40 → a,  <math>V_4 = V_7 = V_{14} = V_{24} = V_{26} = V_{28} = V_{34} = V_{36} = V_{38} = 7V</math>,            (SH7) = (SH8) = SG8.            Input SG6 and SG7 to (IN1) to (IN6) and for each of the four conditions for input signal rise and fall, measure output waveform (4) tP for TP23, TP25, TP27, TP33, TP35 and TP37.</p>	13	17	21	ns
46	Input → output propagation delay time	tDLH (H) tDHL (H) tDLH (L) tDHL (L)	<p>Set SW4 → a, SW7 → a, SW14 → a, SW24 → a, SW26 → a, SW28 → a, SW34 → a, SW36 → a, SW38 → a,  <math>V_4 = V_7 = V_{14} = V_{24} = V_{26} = V_{28} = V_{34} = V_{36} = V_{38} = 7V</math>,  <math>CL = 0pF</math>.            Input SG9 and SG10 to (IN1) to (IN6) and for each of the four conditions for input signal rise and fall, measure output waveform (5) tD for TP23, TP25, TP27, TP33, TP35 and TP37.</p>	7	10	13	ns
47	Input dynamic range	VBIN		2.0	—	11.5	V




$$\text{Sample-and-hold slew rate} = \frac{V}{15 \times 10^{-3}}$$

SG2 and SG3 must change completely within SG4 "L" interval.







SG5 and SG6 must change completely within SG7 "L" interval.



## Electrical Characteristics Measurement Circuit



## Application Circuit




\*1 Use a ceramic capacitor with low leak.

\*2 Adjust to CH1 to 6 input signal DC voltage (within  $\pm 150\text{mV}$ ).

Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Package Outline      Unit: mm

40PIN SSOP(PLASTIC)



NOTE : “\*” Dimensions do not include mold protrusion.

DETAIL A

PACKAGE STRUCTURE

SONY CODE	SSOP-40P-L111
EIAJ CODE	_____
JEDEC CODE	_____

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	COPPER ALLOY
PACKAGE WEIGHT	0.3g