



Application Specific Discretes
A.S.D.™

ESDA6V1-4BC6

QUAD BIDIRECTIONAL TRANSIL SUPPRESSOR FOR ESD PROTECTION

APPLICATIONS

Where transient overvoltage protection in ESD sensitive equipment is required, such as :

- COMPUTERS
- PRINTERS
- COMMUNICATION SYSTEMS
- VIDEO EQUIPMENT

This device is particularly adapted to the protection of symmetrical signals.

DESCRIPTION

The ESDA6V1-4BC6 is a monolithic array designed to protect up to 4 lines in a bidirectional way against ESD transients.

The device is ideal for situations where board space is at a premium.

FEATURES


- 4 BIDIRECTIONAL TRANSIL FUNCTIONS
- ESD PROTECTION FOR DATA, SIGNAL AND V_{CC} BUS
- STAND OFF VOLTAGE RANGE: 5 V
- LOW LEAKAGE CURRENT
- PEAK PULSE POWER (8/20 μ s); 80W
- CHANNEL SEPARATION: 80dB typ. @20KHz

BENEFITS

- High ESD protection level
- High integration
- Suitable for high density boards


COMPLIES WITH THE FOLLOWING STANDARDS:

- IEC61000-4-2: 15 kV (air discharge)
8 kV (contact discharge)
- MIL STD 883E-Method 3015-7: class3
(human body model)



SOT23-6L (SC-74)

FUNCTIONAL DIAGRAM SOT23-6L



1. ESD protection by ESDA6V1-4BC6


With the focus of lowering the operation levels, the problem of malfunction caused by the environment is critical. Electrostatic discharge (ESD) is a major cause of failure in electronic system.

Transient Voltage Suppressors are an ideal choice for ESD protection and have proven capable in suppressing ESD events. They are capable of clamping the incoming transient to a low enough level such that damage to the protected semiconductor is prevented.

Surface mount TVS arrays offer the best choice for minimal lead inductance.

They serve as parallel protection elements, connected between the signal line to ground. As the transient rises above the operating voltage of the device, the TVS array becomes a low impedance path diverting the transient current to ground.

Bidirectional protection for 0V biased signals.



The ESDA6V1-4BC6 array is the ideal product for use as board level protection of ESD sensitive semiconductor components.

The tiny SOT23-6L package allows design flexibility in the design of “crowded” boards where the space saving is at a premium. This enables to shorten the routing and can contribute to improve ESD performance.

2. Circuit Board Layout

Circuit board layout is a critical design step in the suppression of ESD induced transients. The following guidelines are recommended :

- The ESDA6V1-4BC6 should be placed as near as possible to the input terminals or connectors.
- Minimise the path length between the ESD suppressor and the protected device
- Minimise all conductive loops, including power and ground loops
- The ESD transient return path to ground should be kept as short as possible.
- Use ground planes whenever possible.


ABSOLUTE MAXIMUM RATINGS ($T_{amb} = 25^{\circ}\text{C}$)

Symbol	Test conditions	Value	Unit
V_{PP}	ESD discharge - MIL STD 883C - Method 3015-6 IEC61000-4-2 air discharge IEC61000-4-2 contact discharge	25 15 8	kV
P_{PP}	Peak pulse power (8/20 μs)	80	W
T_j	Junction temperature	150	$^{\circ}\text{C}$
T_{stg}	Storage temperature range	-55 to +150	$^{\circ}\text{C}$
T_L	Lead solder temperature (10 second duration)	260	$^{\circ}\text{C}$
T_{op}	Operating temperature range (note 1)	-40 to +125	$^{\circ}\text{C}$

Note 1: Variation of parameters is given by curves.

ELECTRICAL CHARACTERISTICS ($T_{amb} = 25^{\circ}\text{C}$)

Symbol	Parameter
V_{RM}	Stand-off voltage
V_{BR}	Breakdown voltage
V_{CL}	Clamping voltage
I_{RM}	Leakage current
I_{PP}	Peak pulse current
C	Capacitance
Rd	Dynamic resistance



Type	V_{BR} @ I_R			I_{RM} @ V_{RM}		R_d	αT	C
	min.	max.		max.		typ. note 1	max.	typ. 0V bias
	V	V	mA	μA	V	Ω	$10^{-4}/^{\circ}\text{C}$	pF
ESDA6V1-4BC6	6.1	8	1	1	3	0.45	3	45

Note 1: Square pulse, $I_{pp} = 3\text{A}$, $t_p = 2.5\mu\text{s}$.

Fig. 1: Relative variation of peak pulse power versus initial junction temperature.




Fig. 2: Peak pulse power versus exponential pulse duration.




Fig. 3: Clamping voltage versus peak pulse current (typical values, rectangular waveform).




Fig. 4: Junction capacitance versus line voltage applied (typical values).




Fig. 5: Relative variation of leakage current versus junction temperature (typical values).






Fig. 6: Analog crosstalk test configuration.




Symbol	Parameter	Conditions (see note 2)	Values			Unit
			Min.	Typ.	Max.	
α_{ch}	Pin to pin channel separation	$F = 20\text{ KHz}$		80		dB
		$F = 10\text{ MHz}$		34		

Note 2 : According to figure 6 schematic.


ORDER CODE



PACKAGE MECHANICAL DATA
SOT23-6L



FOOTPRINT



MARKING

Type	Marking
ESDA6V1-4BC6	BS77

Packaging: Standard packaging is tape and reel.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics
© 2002 STMicroelectronics - Printed in Italy - All rights reserved.
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - Finland - France - Germany
Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore
Spain - Sweden - Switzerland - United Kingdom - United States.

<http://www.st.com>

