



M29W160BT M29W160BB

16 Mbit (2Mb x8 or 1Mb x16, Boot Block)
Low Voltage Single Supply Flash Memory

PRELIMINARY DATA

- SINGLE 2.7 to 3.6V SUPPLY VOLTAGE for PROGRAM, ERASE and READ OPERATIONS
- ACCESS TIME: 70ns
- PROGRAMMING TIME
 - 10µs per Byte/Word typical
- 35 MEMORY BLOCKS
 - 1 Boot Block (Top or Bottom Location)
 - 2 Parameter and 32 Main Blocks
- PROGRAM/ERASE CONTROLLER
 - Embedded Byte/Word Program algorithm
 - Embedded Multi-Block/Chip Erase algorithm
 - Status Register Polling and Toggle Bits
 - Ready/Busy Output Pin
- ERASE SUSPEND and RESUME MODES
 - Read and Program another Block during Erase Suspend
- UNLOCK BYPASS PROGRAM COMMAND
 - Faster Production/Batch Programming
- TEMPORARY BLOCK UNPROTECTION MODE
- SECURITY MEMORY BLOCK
- LOW POWER CONSUMPTION
 - Standby and Automatic Standby
- 100,000 PROGRAM/ERASE CYCLES per BLOCK
- 20 YEARS DATA RETENTION
 - Defectivity below 1 ppm/year
- ELECTRONIC SIGNATURE
 - Manufacturer Code: 0020h
 - Top Device Code M29W160BT: 22C4h
 - Bottom Device Code M29W160BB: 2249h





Figure 1. Logic Diagram



Note: RB not available on SO44 package.

Figure 2. TSOP Connections




Figure 3. SO Connections




Table 1. Signal Names

A0-A19	Address Inputs
DQ0-DQ7	Data Inputs/Outputs
DQ8-DQ14	Data Inputs/Outputs
DQ15A-1	Data Input/Output or Address Input
\overline{E}	Chip Enable
\overline{G}	Output Enable
\overline{W}	Write Enable
\overline{RP}	Reset/Block Temporary Unprotect
\overline{RB}	Ready/Busy Output (Not available on SO44 package)
\overline{BYTE}	Byte/Word Organization Select
Vcc	Supply Voltage
Vss	Ground
NC	Not Connected Internally
DU	Don't Use as internally connected

Figure 4. LFBGA Connections (Top view through package)




Table 2. Absolute Maximum Ratings ⁽¹⁾

Symbol	Parameter	Value	Unit
T _A	Ambient Operating Temperature (Temperature Range Option 1)	0 to 70	°C
	Ambient Operating Temperature (Temperature Range Option 6)	–40 to 85	°C
T _{BIAS}	Temperature Under Bias	–50 to 125	°C
T _{STG}	Storage Temperature	–65 to 150	°C
V _{IO} ⁽²⁾	Input or Output Voltage	–0.6 to 4	V
V _{CC}	Supply Voltage	–0.6 to 4	V
V _{ID}	Identification Voltage	–0.6 to 13.5	V

Note: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

2. Minimum Voltage may undershoot to –2V during transition and for less than 20ns during transitions.

SUMMARY DESCRIPTION

The M29W160B is a 16 Mbit (2Mb x8 or 1Mb x16) non-volatile memory that can be read, erased and reprogrammed. These operations can be performed using a single low voltage (2.7 to 3.6V) supply. On power-up the memory defaults to its Read mode where it can be read in the same way as a ROM or EPROM.

The memory is divided into blocks that can be erased independently so it is possible to preserve valid data while old data is erased. Each block can be protected independently to prevent accidental Program or Erase commands from modifying the memory. Program and Erase commands are written to the Command Interface of the memory. An on-chip Program/Erase Controller simplifies the process of programming or erasing the memory by taking care of all of the special operations that are required to update the memory contents.

The end of a program or erase operation can be detected and any error conditions identified. The command set required to control the memory is consistent with JEDEC standards.

The blocks in the memory are asymmetrically arranged, see Tables 3 and 4, Block Addresses. The first or last 64 Kbytes have been divided into four additional blocks. The 16 Kbyte Boot Block can be used for small initialization code to start the micro-processor, the two 8 Kbyte Parameter Blocks can be used for parameter storage and the remaining 32K is a small Main Block where the application may be stored.

Chip Enable, Output Enable and Write Enable signals control the bus operation of the memory. They allow simple connection to most microprocessors, often without additional logic.

The memory is offered in TSOP48 (12 x 20mm), SO44 and LFBGA48 (0.8mm pitch) packages and it is supplied with all the bits erased (set to '1').

**Table 3. Top Boot Block Addresses,
M29W160BT**

#	Size (Kbytes)	Address Range (x8)	Address Range (x16)
34	16	1FC000h-1FFFFFFh	FE000h-FFFFFFh
33	8	1FA000h-1FBFFFh	FD000h-FDFFFh
32	8	1F8000h-1F9FFFh	FC000h-FCFFFh
31	32	1F0000h-1F7FFFh	F8000h-FBFFFh
30	64	1E0000h-1EFFFFh	F0000h-F7FFFh
29	64	1D0000h-1DFFFFh	E8000h-EFFFFh
28	64	1C0000h-1CFFFFh	E0000h-E7FFFh
27	64	1B0000h-1BFFFFh	D8000h-DFFFFh
26	64	1A0000h-1AFFFFh	D0000h-D7FFFh
25	64	190000h-19FFFFh	C8000h-CFFFFh
24	64	180000h-18FFFFh	C0000h-C7FFFh
23	64	170000h-17FFFFh	B8000h-BFFFFh
22	64	160000h-16FFFFh	B0000h-B7FFFh
21	64	150000h-15FFFFh	A8000h-AFFFFh
20	64	140000h-14FFFFh	A0000h-A7FFFh
19	64	130000h-13FFFFh	98000h-9FFFFh
18	64	120000h-12FFFFh	90000h-97FFFh
17	64	110000h-11FFFFh	88000h-8FFFFh
16	64	100000h-10FFFFh	80000h-87FFFh
15	64	0F0000h-0FFFFFh	78000h-7FFFFh
14	64	0E0000h-0EFFFFh	70000h-77FFFh
13	64	0D0000h-0DFFFFh	68000h-6FFFFh
12	64	0C0000h-0CFFFFh	60000h-67FFFh
11	64	0B0000h-0BFFFFh	58000h-5FFFFh
10	64	0A0000h-0AFFFFh	50000h-57FFFh
9	64	090000h-09FFFFh	48000h-4FFFFh
8	64	080000h-08FFFFh	40000h-47FFFh
7	64	070000h-07FFFFh	38000h-3FFFFh
6	64	060000h-06FFFFh	30000h-37FFFh
5	64	050000h-05FFFFh	28000h-2FFFFh
4	64	040000h-04FFFFh	20000h-27FFFh
3	64	030000h-03FFFFh	18000h-1FFFFh
2	64	020000h-02FFFFh	10000h-17FFFh
1	64	010000h-01FFFFh	08000h-0FFFFh
0	64	000000h-00FFFFh	00000h-07FFFh

**Table 4. Bottom Boot Block Addresses,
M29W160BB**

#	Size (Kbytes)	Address Range (x8)	Address Range (x16)
34	64	1F0000h-1FFFFFFh	F8000h-FFFFFFh
33	64	1E0000h-1EFFFFh	F0000h-F7FFFh
32	64	1D0000h-1DFFFFh	E8000h-EFFFFh
31	64	1C0000h-1CFFFFh	E0000h-E7FFFh
30	64	1B0000h-1BFFFFh	D8000h-DFFFFh
29	64	1A0000h-1AFFFFh	D0000h-D7FFFh
28	64	190000h-19FFFFh	C8000h-CFFFFh
27	64	180000h-18FFFFh	C0000h-C7FFFh
26	64	170000h-17FFFFh	B8000h-BFFFFh
25	64	160000h-16FFFFh	B0000h-B7FFFh
24	64	150000h-15FFFFh	A8000h-AFFFFh
23	64	140000h-14FFFFh	A0000h-A7FFFh
22	64	130000h-13FFFFh	98000h-9FFFFh
21	64	120000h-12FFFFh	90000h-97FFFh
20	64	110000h-11FFFFh	88000h-8FFFFh
19	64	100000h-10FFFFh	80000h-87FFFh
18	64	0F0000h-0FFFFFh	78000h-7FFFFh
17	64	0E0000h-0EFFFFh	70000h-77FFFh
16	64	0D0000h-0DFFFFh	68000h-6FFFFh
15	64	0C0000h-0CFFFFh	60000h-67FFFh
14	64	0B0000h-0BFFFFh	58000h-5FFFFh
13	64	0A0000h-0AFFFFh	50000h-57FFFh
12	64	090000h-09FFFFh	48000h-4FFFFh
11	64	080000h-08FFFFh	40000h-47FFFh
10	64	070000h-07FFFFh	38000h-3FFFFh
9	64	060000h-06FFFFh	30000h-37FFFh
8	64	050000h-05FFFFh	28000h-2FFFFh
7	64	040000h-04FFFFh	20000h-27FFFh
6	64	030000h-03FFFFh	18000h-1FFFFh
5	64	020000h-02FFFFh	10000h-17FFFh
4	64	010000h-01FFFFh	08000h-0FFFFh
3	32	008000h-00FFFFh	04000h-07FFFh
2	8	006000h-007FFFh	03000h-03FFFh
1	8	004000h-005FFFh	02000h-02FFFh
0	16	000000h-003FFFh	00000h-01FFFh

SIGNAL DESCRIPTIONS

See Figure 1, Logic Diagram, and Table 1, Signal Names, for a brief overview of the signals connected to this device.

Address Inputs (A0-A19). The Address Inputs select the cells in the memory array to access during Bus Read operations. During Bus Write operations they control the commands sent to the Command Interface of the internal state machine.

Data Inputs/Outputs (DQ0-DQ7). The Data Inputs/Outputs output the data stored at the selected address during a Bus Read operation. During Bus Write operations they represent the commands sent to the Command Interface of the internal state machine.

Data Inputs/Outputs (DQ8-DQ14). The Data Inputs/Outputs output the data stored at the selected address during a Bus Read operation when $\overline{\text{BYTE}}$ is High, V_{IH} . When $\overline{\text{BYTE}}$ is Low, V_{IL} , these pins are not used and are high impedance. During Bus Write operations the Command Register does not use these bits. When reading the Status Register these bits should be ignored.

Data Input/Output or Address Input (DQ15A-1).

When $\overline{\text{BYTE}}$ is High, V_{IH} , this pin behaves as a Data Input/Output pin (as DQ8-DQ14). When $\overline{\text{BYTE}}$ is Low, V_{IL} , this pin behaves as an address pin; DQ15A-1 Low will select the LSB of the Word on the other addresses, DQ15A-1 High will select the MSB. Throughout the text consider references to the Data Input/Output to include this pin when $\overline{\text{BYTE}}$ is High and references to the Address Inputs to include this pin when $\overline{\text{BYTE}}$ is Low except when stated explicitly otherwise.

Chip Enable ($\overline{\text{E}}$). The Chip Enable, $\overline{\text{E}}$, activates the memory, allowing Bus Read and Bus Write operations to be performed. When Chip Enable is High, V_{IH} , all other pins are ignored.

Output Enable ($\overline{\text{G}}$). The Output Enable, $\overline{\text{G}}$, controls the Bus Read operation of the memory.

Write Enable ($\overline{\text{W}}$). The Write Enable, $\overline{\text{W}}$, controls the Bus Write operation of the memory's Command Interface.

Reset/Block Temporary Unprotect ($\overline{\text{RP}}$). The Reset/Block Temporary Unprotect pin can be used to apply a Hardware Reset to the memory or to temporarily unprotect all Blocks that have been protected.

A Hardware Reset is achieved by holding Reset/Block Temporary Unprotect Low, V_{IL} , for at least t_{PLPX} . After Reset/Block Temporary Unprotect goes High, V_{IH} , the memory will be ready for Bus

Read and Bus Write operations after t_{PHEL} or t_{RHEL} , whichever occurs last. See the Ready/Busy Output section, Table 18 and Figure 12, Reset/Temporary Unprotect AC Characteristics for more details.

Holding $\overline{\text{RP}}$ at V_{ID} will temporarily unprotect the protected Blocks in the memory. Program and Erase operations on all blocks will be possible. The transition from V_{IH} to V_{ID} must be slower than t_{PHPHH} .

Ready/Busy Output ($\overline{\text{RB}}$). The Ready/Busy pin is an open-drain output that can be used to identify when the memory array can be read. Ready/Busy is high-impedance during Read mode, Auto Select mode and Erase Suspend mode.

After a Hardware Reset, Bus Read and Bus Write operations cannot begin until Ready/Busy becomes high-impedance. See Table 18 and Figure 12, Reset/Temporary Unprotect AC Characteristics.

During Program or Erase operations Ready/Busy is Low, V_{OL} . Ready/Busy will remain Low during Read/Reset commands or Hardware Resets until the memory is ready to enter Read mode.

The use of an open-drain output allows the Ready/Busy pins from several memories to be connected to a single pull-up resistor. A Low will then indicate that one, or more, of the memories is busy.

Byte/Word Organization Select ($\overline{\text{BYTE}}$). The Byte/Word Organization Select pin is used to switch between the 8-bit and 16-bit Bus modes of the memory. When Byte/Word Organization Select is Low, V_{IL} , the memory is in 8-bit mode, when it is High, V_{IH} , the memory is in 16-bit mode.

V_{CC} Supply Voltage. The V_{CC} Supply Voltage supplies the power for all operations (Read, Program, Erase etc.).

The Command Interface is disabled when the V_{CC} Supply Voltage is less than the Lockout Voltage, V_{LKO} . This prevents Bus Write operations from accidentally damaging the data during power up, power down and power surges. If the Program/Erase Controller is programming or erasing during this time then the operation aborts and the memory contents being altered will be invalid.

A 0.1 μ F capacitor should be connected between the V_{CC} Supply Voltage pin and the V_{SS} Ground pin to decouple the current surges from the power supply. The PCB track widths must be sufficient to carry the currents required during program and erase operations, I_{CC3}.

V_{SS} Ground. The V_{SS} Ground is the reference for all voltage measurements.

BUS OPERATIONS

There are five standard bus operations that control the device. These are Bus Read, Bus Write, Output Disable, Standby and Automatic Standby. See Tables 5 and 6, Bus Operations, for a summary. Typically glitches of less than 5ns on Chip Enable or Write Enable are ignored by the memory and do not affect bus operations.

Bus Read. Bus Read operations read from the memory cells, or specific registers in the Command Interface. A valid Bus Read operation involves setting the desired address on the Address Inputs, applying a Low signal, V_{IL} , to Chip Enable and Output Enable and keeping Write Enable High, V_{IH} . The Data Inputs/Outputs will output the value, see Figure 9, Read Mode AC Waveforms,

and Table 15, Read AC Characteristics, for details of when the output becomes valid.

Bus Write. Bus Write operations write to the Command Interface. A valid Bus Write operation begins by setting the desired address on the Address Inputs. The Address Inputs are latched by the Command Interface on the falling edge of Chip Enable or Write Enable, whichever occurs last. The Data Inputs/Outputs are latched by the Command Interface on the rising edge of Chip Enable or Write Enable, whichever occurs first. Output Enable must remain High, V_{IH} , during the whole Bus Write operation. See Figures 10 and 11, Write AC Waveforms, and Tables 16 and 17, Write AC Characteristics, for details of the timing requirements.

Table 5. Bus Operations, $\overline{\text{BYTE}} = V_{IL}$

Operation	$\overline{\text{E}}$	$\overline{\text{G}}$	$\overline{\text{W}}$	Address Inputs DQ15A-1, A0-A19	Data Inputs/Outputs	
					DQ14-DQ8	DQ7-DQ0
Bus Read	V_{IL}	V_{IL}	V_{IH}	Cell Address	Hi-Z	Data Output
Bus Write	V_{IL}	V_{IH}	V_{IL}	Command Address	Hi-Z	Data Input
Output Disable	X	V_{IH}	V_{IH}	X	Hi-Z	Hi-Z
Standby	V_{IH}	X	X	X	Hi-Z	Hi-Z
Read Manufacturer Code	V_{IL}	V_{IL}	V_{IH}	A0 = V_{IL} , A1 = V_{IL} , A9 = V_{ID} , Others V_{IL} or V_{IH}	Hi-Z	20h
Read Device Code	V_{IL}	V_{IL}	V_{IH}	A0 = V_{IH} , A1 = V_{IL} , A9 = V_{ID} , Others V_{IL} or V_{IH}	Hi-Z	C4h (M29W160BT) 49h (M29W160BB)

Note: X = V_{IL} or V_{IH} .

Table 6. Bus Operations, $\overline{\text{BYTE}} = V_{IH}$

Operation	$\overline{\text{E}}$	$\overline{\text{G}}$	$\overline{\text{W}}$	Address Inputs A0-A19	Data Inputs/Outputs DQ15A-1, DQ14-DQ0
Bus Read	V_{IL}	V_{IL}	V_{IH}	Cell Address	Data Output
Bus Write	V_{IL}	V_{IH}	V_{IL}	Command Address	Data Input
Output Disable	X	V_{IH}	V_{IH}	X	Hi-Z
Standby	V_{IH}	X	X	X	Hi-Z
Read Manufacturer Code	V_{IL}	V_{IL}	V_{IH}	A0 = V_{IL} , A1 = V_{IL} , A9 = V_{ID} , Others V_{IL} or V_{IH}	0020h
Read Device Code	V_{IL}	V_{IL}	V_{IH}	A0 = V_{IH} , A1 = V_{IL} , A9 = V_{ID} , Others V_{IL} or V_{IH}	22C4h (M29W160BT) 2249h (M29W160BB)

Note: X = V_{IL} or V_{IH} .

Output Disable. The Data Inputs/Outputs are in the high impedance state when Output Enable is High, V_{IH} .

Standby. When Chip Enable is High, V_{IH} , the memory enters Standby mode and the Data Inputs/Outputs pins are placed in the high-impedance state. To reduce the Supply Current to the Standby Supply Current, I_{CC2} , Chip Enable should be held within $V_{CC} \pm 0.2V$. For the Standby current level see Table 14, DC Characteristics.

During program or erase operations the memory will continue to use the Program/Erase Supply Current, I_{CC3} , for Program or Erase operations until the operation completes.

Automatic Standby. If CMOS levels ($V_{CC} \pm 0.2V$) are used to drive the bus and the bus is inactive for 150ns or more the memory enters Automatic Standby where the internal Supply Current is reduced to the Standby Supply Current, I_{CC2} . The Data Inputs/Outputs will still output data if a Bus Read operation is in progress.

Special Bus Operations

Additional bus operations can be performed to read the Electronic Signature and also to apply and remove Block Protection. These bus operations are intended for use by programming equipment and are not usually used in applications. They require V_{ID} to be applied to some pins.

Electronic Signature. The memory has two codes, the manufacturer code and the device code, that can be read to identify the memory. These codes can be read by applying the signals listed in Tables 5 and 6, Bus Operations.

Block Protection and Blocks Unprotection. Each block can be separately protected against accidental Program or Erase. Protected blocks can be unprotected to allow data to be changed.

There are two methods available for protecting and unprotecting the blocks, one for use on programming equipment and the other for in-system use. For further information refer to Application Note AN1122, Applying Protection and Unprotection to M29 Series Flash.

COMMAND INTERFACE

All Bus Write operations to the memory are interpreted by the Command Interface. Commands consist of one or more sequential Bus Write operations. Failure to observe a valid sequence of Bus Write operations will result in the memory returning to Read mode. The long command sequences are imposed to maximize data security.

The address used for the commands changes depending on whether the memory is in 16-bit or 8-bit mode. See either Table 7, or 8, depending on the configuration that is being used, for a summary of the commands.

Read/Reset Command. The Read/Reset command returns the memory to its Read mode where it behaves like a ROM or EPROM, unless stated otherwise (see Security Data command). It also resets the errors in the Status Register. Either one or three Bus Write operations can be used to issue the Read/Reset command.

If the Read/Reset command is issued during a Block Erase operation or following a Programming or Erase error then the memory will take up to 10 μ s to abort. During the abort period no valid data can be read from the memory. Issuing a Read/Reset command during a Block Erase operation will leave invalid data in the memory.

Auto Select Command. The Auto Select command is used to read the Manufacturer Code, the Device Code and the Block Protection Status. Three consecutive Bus Write operations are required to issue the Auto Select command. Once the Auto Select command is issued the memory remains in Auto Select mode until another command is issued.

From the Auto Select mode the Manufacturer Code can be read using a Bus Read operation with $A0 = V_{IL}$ and $A1 = V_{IL}$. The other address bits may be set to either V_{IL} or V_{IH} . The Manufacturer Code for STMicroelectronics is 0020h.

The Device Code can be read using a Bus Read operation with $A0 = V_{IH}$ and $A1 = V_{IL}$. The other address bits may be set to either V_{IL} or V_{IH} . The Device Code for the M29W160BT is 22C4h and for the M29W160BB is 2249h.

The Block Protection Status of each block can be read using a Bus Read operation with $A0 = V_{IL}$, $A1 = V_{IH}$, and $A12-A19$ specifying the address of the block. The other address bits may be set to either V_{IL} or V_{IH} . If the addressed block is protected then 01h is output on Data Inputs/Outputs DQ0-DQ7, otherwise 00h is output.

Program Command. The Program command can be used to program a value to one address in the memory array at a time. The command requires four Bus Write operations, the final write operation latches the address and data in the internal state machine and starts the Program/Erase Controller.

If the address falls in a protected block then the Program command is ignored, the data remains unchanged. The Status Register is never read and no error condition is given.

During the program operation the memory will ignore all commands. It is not possible to issue any command to abort or pause the operation. Typical program times are given in Table 10. Bus Read operations during the program operation will output the Status Register on the Data Inputs/Outputs. See the section on the Status Register for more details.

Table 7. Commands, 16-bit mode, $\overline{\text{BYTE}} = V_{IH}$

Command	Length	Bus Write Operations											
		1st		2nd		3rd		4th		5th		6th	
		Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read/Reset	1	X	F0										
	3	555	AA	2AA	55	X	F0						
Auto Select	3	555	AA	2AA	55	555	90						
Program	4	555	AA	2AA	55	555	A0	PA	PD				
Unlock Bypass	3	555	AA	2AA	55	555	20						
Unlock Bypass Program	2	X	A0	PA	PD								
Unlock Bypass Reset	2	X	90	X	00								
Chip Erase	6	555	AA	2AA	55	555	80	555	AA	2AA	55	555	10
Block Erase	6+	555	AA	2AA	55	555	80	555	AA	2AA	55	BA	30
Erase Suspend	1	X	B0										
Erase Resume	1	X	30										
Security Data	1	X	B8										

Table 8. Commands, 8-bit mode, $\overline{\text{BYTE}} = V_{IL}$

Command	Length	Bus Write Operations											
		1st		2nd		3rd		4th		5th		6th	
		Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read/Reset	1	X	F0										
	3	AAA	AA	555	55	X	F0						
Auto Select	3	AAA	AA	555	55	AAA	90						
Program	4	AAA	AA	555	55	AAA	A0	PA	PD				
Unlock Bypass	3	AAA	AA	555	55	AAA	20						
Unlock Bypass Program	2	X	A0	PA	PD								
Unlock Bypass Reset	2	X	90	X	00								
Chip Erase	6	AAA	AA	555	55	AAA	80	AAA	AA	555	55	AAA	10
Block Erase	6+	AAA	AA	555	55	AAA	80	AAA	AA	555	55	BA	30
Erase Suspend	1	X	B0										
Erase Resume	1	X	30										
Security Data	1	X	B8										

Note: X Don't Care, PA Program Address, PD Program Data, BA Any address in the Block.

All values in the table are in hexadecimal.

The Command Interface only uses A-1, A0-A10 and DQ0-DQ7 to verify the commands; A11-A19, DQ8-DQ14 and DQ15 are Don't Care. DQ15A-1 is A-1 when $\overline{\text{BYTE}}$ is V_{IL} or DQ15 when $\overline{\text{BYTE}}$ is V_{IH} .

Read/Reset. After a Read/Reset command, read the memory as normal until another command is issued.

Auto Select. After an Auto Select command, read Manufacturer ID, Device ID or Block Protection Status.

Program, Unlock Bypass Program, Chip Erase, Block Erase. After these commands read the Status Register until the Program/Erase Controller completes and the memory returns to Read Mode. Add additional Blocks during Block Erase Command with additional Bus Write Operations until Timeout Bit is set.

Unlock Bypass. After the Unlock Bypass command issue Unlock Bypass Program or Unlock Bypass Reset commands.

Unlock Bypass Reset. After the Unlock Bypass Reset command read the memory as normal until another command is issued.

Erase Suspend. After the Erase Suspend command read non-erasing memory blocks as normal, issue Auto Select and Program commands on non-erasing blocks as normal.

Erase Resume. After the Erase Resume command the suspended Erase operation resumes, read the Status Register until the Program/Erase Controller completes and the memory returns to Read Mode.

Security Data. After the Security Data command read the Security Memory Block. Use an address outside the Security Memory Block when issuing the command.

After the program operation has completed the memory will return to the Read mode, unless an error has occurred. When an error occurs the memory will continue to output the Status Register. A Read/Reset command must be issued to reset the error condition and return to Read mode.

Note that the Program command cannot change a bit set at '0' back to '1'. One of the Erase Commands must be used to set all the bits in a block or in the whole memory from '0' to '1'.

Unlock Bypass Command. The Unlock Bypass command is used in conjunction with the Unlock Bypass Program command to program the memory. When the access time to the device is long (as with some EPROM programmers) considerable time saving can be made by using these commands. Three Bus Write operations are required to issue the Unlock Bypass command.

Once the Unlock Bypass command has been issued the memory will only accept the Unlock Bypass Program command and the Unlock Bypass Reset command. The memory can be read as if in Read mode.

Unlock Bypass Program Command. The Unlock Bypass Program command can be used to program one address in memory at a time. The command requires two Bus Write operations, the final write operation latches the address and data in the internal state machine and starts the Program/Erase Controller.

The Program operation using the Unlock Bypass Program command behaves identically to the Program operation using the Program command. A protected block cannot be programmed; the operation cannot be aborted and the Status Register is read. Errors must be reset using the Read/Reset command, which leaves the device in Unlock Bypass Mode. See the Program command for details on the behavior.

Unlock Bypass Reset Command. The Unlock Bypass Reset command can be used to return to Read/Reset mode from Unlock Bypass Mode. Two Bus Write operations are required to issue the Unlock Bypass Reset command.

Chip Erase Command. The Chip Erase command can be used to erase the entire chip. Six Bus Write operations are required to issue the Chip Erase Command and start the Program/Erase Controller.

If any blocks are protected then these are ignored and all the other blocks are erased. If all of the blocks are protected the Chip Erase operation appears to start but will terminate within about 100 μ s, leaving the data unchanged. No error condition is given when protected blocks are ignored.

During the erase operation the memory will ignore all commands. It is not possible to issue any com-

mand to abort the operation. Typical chip erase times are given in Table 10. All Bus Read operations during the Chip Erase operation will output the Status Register on the Data Inputs/Outputs. See the section on the Status Register for more details.

After the Chip Erase operation has completed the memory will return to the Read Mode, unless an error has occurred. When an error occurs the memory will continue to output the Status Register. A Read/Reset command must be issued to reset the error condition and return to Read Mode.

The Chip Erase Command sets all of the bits in unprotected blocks of the memory to '1'. All previous data is lost.

Block Erase Command. The Block Erase command can be used to erase a list of one or more blocks. Six Bus Write operations are required to select the first block in the list. Each additional block in the list can be selected by repeating the sixth Bus Write operation using the address of the additional block. The Block Erase operation starts the Program/Erase Controller about 50 μ s after the last Bus Write operation. Once the Program/Erase Controller starts it is not possible to select any more blocks. Each additional block must therefore be selected within 50 μ s of the last block. The 50 μ s timer restarts when an additional block is selected. The Status Register can be read after the sixth Bus Write operation. See the Status Register for details on how to identify if the Program/Erase Controller has started the Block Erase operation.

If any selected blocks are protected then these are ignored and all the other selected blocks are erased. If all of the selected blocks are protected the Block Erase operation appears to start but will terminate within about 100 μ s, leaving the data unchanged. No error condition is given when protected blocks are ignored.

During the Block Erase operation the memory will ignore all commands except the Erase Suspend and Read/Reset commands. Typical block erase times are given in Table 10. All Bus Read operations during the Block Erase operation will output the Status Register on the Data Inputs/Outputs. See the section on the Status Register for more details.

After the Block Erase operation has completed the memory will return to the Read Mode, unless an error has occurred. When an error occurs the memory will continue to output the Status Register. A Read/Reset command must be issued to reset the error condition and return to Read mode.

The Block Erase Command sets all of the bits in the unprotected selected blocks to '1'. All previous data in the selected blocks is lost.

Erase Suspend Command. The Erase Suspend Command may be used to temporarily suspend a Block Erase operation and return the memory to Read mode. The command requires one Bus Write operation.

The Program/Erase Controller will suspend within 15 μ s of the Erase Suspend Command being issued. Once the Program/Erase Controller has stopped the memory will be set to Read mode and the Erase will be suspended. If the Erase Suspend command is issued during the period when the memory is waiting for an additional block (before the Program/Erase Controller starts) then the Erase is suspended immediately and will start immediately when the Erase Resume Command is issued. It will not be possible to select any further blocks for erasure after the Erase Resume.

During Erase Suspend it is possible to Read and Program cells in blocks that are not being erased; both Read and Program operations behave as normal on these blocks. Reading from blocks that are being erased will output the Status Register. It is also possible to enter the Auto Select mode: the memory will behave as in the Auto Select mode on all blocks until a Read/Reset command returns the memory to Erase Suspend mode.

Erase Resume Command. The Erase Resume command must be used to restart the Program/Erase Controller from Erase Suspend. An erase can be suspended and resumed more than once.

Security Data Command. The Security Data command can be used to read the Security Memory Block. The Security Memory Block is a block of 256 words that is usually undefined. Volume customers can request that a unique security code is pre-programmed by ST into each part. One Bus Write operation is required to issue the Security Data command. Once the Security Data command is issued Bus Read operations read from the Security Memory Block instead of the memory array, until another command is issued.

After issuing the Security Data command from Auto Select mode a Read/Reset command will return to Auto Select mode. An invalid command will return to Read mode.

Valid addresses for the Security Memory Block are given in Table 9, Security Memory Block Addresses. Although the address for the Security Data command is Don't Care, it is necessary to choose an address outside the Security Memory Block for correct operation.

Table 9. Security Memory Block Addresses

Size (words)	Address Range (x8)	Address Range (x16)
256	000000h-0001FFh	000000h-0000FFh

Table 10. Program, Erase Times and Program, Erase Endurance Cycles
(T_A = 0 to 70°C or -40 to 85°C)

Parameter	Min	Typ ⁽¹⁾	Typical after 100k W/E Cycles ⁽¹⁾	Max	Unit
Chip Erase (All bits in the memory set to '0')		10	10		sec
Chip Erase		22	22	120	sec
Block Erase (64 Kbytes)		0.8	0.8	6	sec
Program (Byte or Word)		10	10	200	μ s
Chip Program (Byte by Byte)		22	22	120	sec
Chip Program (Word by Word)		11	11	60	sec
Program/Erase Cycles (per Block)	100,000				cycles

Note: 1. T_A = 25°C, V_{CC} = 3.3V.

STATUS REGISTER

Bus Read operations from any address always read the Status Register during Program and Erase operations. It is also read during Erase Suspend when an address within a block being erased is accessed.

The bits in the Status Register are summarized in Table 11, Status Register Bits.

Data Polling Bit (DQ7). The Data Polling Bit can be used to identify whether the Program/Erase Controller has successfully completed its operation or if it has responded to an Erase Suspend. The Data Polling Bit is output on DQ7 when the Status Register is read.

During Program operations the Data Polling Bit outputs the complement of the bit being programmed to DQ7. After successful completion of the Program operation the memory returns to Read mode and Bus Read operations from the address just programmed output DQ7, not its complement.

During Erase operations the Data Polling Bit outputs '0', the complement of the erased state of DQ7. After successful completion of the Erase operation the memory returns to Read Mode.

In Erase Suspend mode the Data Polling Bit will output a '1' during a Bus Read operation within a block being erased. The Data Polling Bit will change from a '0' to a '1' when the Program/Erase Controller has suspended the Erase operation.

Figure 5, Data Polling Flowchart, gives an example of how to use the Data Polling Bit. A Valid Address is the address being programmed or an address within the block being erased.

Toggle Bit (DQ6). The Toggle Bit can be used to identify whether the Program/Erase Controller has successfully completed its operation or if it has responded to an Erase Suspend. The Toggle Bit is output on DQ6 when the Status Register is read.

During Program and Erase operations the Toggle Bit changes from '0' to '1' to '0', etc., with successive Bus Read operations at any address. After successful completion of the operation the memory returns to Read mode.

During Erase Suspend mode the Toggle Bit will output when addressing a cell within a block being erased. The Toggle Bit will stop toggling when the Program/Erase Controller has suspended the Erase operation.

Figure 6, Data Toggle Flowchart, gives an example of how to use the Data Toggle Bit.

Error Bit (DQ5). The Error Bit can be used to identify errors detected by the Program/Erase Controller. The Error Bit is set to '1' when a Program, Block Erase or Chip Erase operation fails to write the correct data to the memory. If the Error Bit is set a Read/Reset command must be issued before other commands are issued. The Error bit is output on DQ5 when the Status Register is read.

Note that the Program command cannot change a bit set at '0' back to '1' and attempting to do so may or may not set DQ5 at '1'. In both cases, a successive Bus Read operation will show the bit is still '0'. One of the Erase commands must be used to set all the bits in a block or in the whole memory from '0' to '1'.

Table 11. Status Register Bits

Operation	Address	DQ7	DQ6	DQ5	DQ3	DQ2	R \overline{B}
Program	Any Address	$\overline{DQ7}$	Toggle	0	–	–	0
Program During Erase Suspend	Any Address	$\overline{DQ7}$	Toggle	0	–	–	0
Program Error	Any Address	$\overline{DQ7}$	Toggle	1	–	–	0
Chip Erase	Any Address	0	Toggle	0	1	Toggle	0
Block Erase before timeout	Erasing Block	0	Toggle	0	0	Toggle	0
	Non-Erasing Block	0	Toggle	0	0	No Toggle	0
Block Erase	Erasing Block	0	Toggle	0	1	Toggle	0
	Non-Erasing Block	0	Toggle	0	1	No Toggle	0
Erase Suspend	Erasing Block	1	No Toggle	0	–	Toggle	1
	Non-Erasing Block	Data read as normal					1
Erase Error	Good Block Address	0	Toggle	1	1	No Toggle	0
	Faulty Block Address	0	Toggle	1	1	Toggle	0

Note: Unspecified data bits should be ignored.

Figure 5. Data Polling Flowchart





Figure 6. Data Toggle Flowchart



Erase Timer Bit (DQ3). The Erase Timer Bit can be used to identify the start of Program/Erase Controller operation during a Block Erase command. Once the Program/Erase Controller starts erasing the Erase Timer Bit is set to '1'. Before the Program/Erase Controller starts the Erase Timer Bit is set to '0' and additional blocks to be erased may be written to the Command Interface. The Erase Timer Bit is output on DQ3 when the Status Register is read.

Alternative Toggle Bit (DQ2). The Alternative Toggle Bit can be used to monitor the Program/Erase controller during Erase operations. The Alternative Toggle Bit is output on DQ2 when the Status Register is read.

During Chip Erase and Block Erase operations the Toggle Bit changes from '0' to '1' to '0', etc., with successive Bus Read operations from addresses within the blocks being erased. Once the operation completes the memory returns to Read mode.

During Erase Suspend the Alternative Toggle Bit changes from '0' to '1' to '0', etc. with successive Bus Read operations from addresses within the blocks being erased. Bus Read operations to addresses within blocks not being erased will output the memory cell data as if in Read mode.

After an Erase operation that causes the Error Bit to be set the Alternative Toggle Bit can be used to identify which block or blocks have caused the error. The Alternative Toggle Bit changes from '0' to '1' to '0', etc. with successive Bus Read Operations from addresses within blocks that have not erased correctly. The Alternative Toggle Bit does not change if the addressed block has erased correctly.

Table 12. AC Measurement Conditions

Parameter	M29W160B		
	70	90	120
V _{CC} Supply Voltage	3.0 to 3.6V	2.7 to 3.6V	2.7 to 3.6V
Load Capacitance (C _L)	30pF	30pF	100pF
Input Rise and Fall Times	≤ 10ns	≤ 10ns	≤ 10ns
Input Pulse Voltages	0 to 3V	0 to 3V	0 to 3V
Input and Output Timing Ref. Voltages	1.5V	1.5V	1.5V

Figure 7. AC Testing Input Output Waveform




Figure 8. AC Testing Load Circuit




Table 13. Capacitance
(T_A = 25 °C, f = 1 MHz)

Symbol	Parameter	Test Condition	Min	Max	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V		6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V		12	pF

Note: Sampled only, not 100% tested.

Table 14. DC Characteristics
($T_A = 0$ to 70°C or -40 to 85°C)

Symbol	Parameter	Test Condition	Min	Typ (2)	Max	Unit
I_{LI}	Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$			± 1	μA
I_{LO}	Output Leakage Current	$0V \leq V_{OUT} \leq V_{CC}$			± 1	μA
I_{CC1}	Supply Current (Read)	$\overline{E} = V_{IL}, \overline{G} = V_{IH},$ $f = 6\text{MHz}$		5	10	mA
I_{CC2}	Supply Current (Standby)	$\overline{E} = V_{CC} \pm 0.2V,$ $\overline{RP} = V_{CC} \pm 0.2V$		35	100	μA
$I_{CC3}^{(1)}$	Supply Current (Program/Erase)	Program/Erase Controller active			20	mA
V_{IL}	Input Low Voltage		-0.5		0.8	V
V_{IH}	Input High Voltage		$0.7V_{CC}$		$V_{CC} + 0.3$	V
V_{OL}	Output Low Voltage	$I_{OL} = 1.8\text{mA}$			0.45	V
V_{OH}	Output High Voltage	$I_{OH} = -100\mu\text{A}$	$V_{CC} - 0.4$			V
V_{ID}	Identification Voltage		11.5		12.5	V
I_{ID}	Identification Current	$A9 = V_{ID}$			100	μA
$V_{LKO}^{(1)}$	Program/Erase Lockout Supply Voltage		1.8		2.3	V

Note: 1. Sampled only, not 100% tested.
2. $T_A = 25^\circ\text{C}$, $V_{CC} = 3.3V$.

M29W160BT, M29W160BB

Table 15. Read AC Characteristics

($T_A = 0$ to 70°C or -40 to 85°C)

Symbol	Alt	Parameter	Test Condition		M29W160B			Unit
					70	90	120	
t_{AVAV}	t_{RC}	Address Valid to Next Address Valid	$\overline{E} = V_{IL}$, $\overline{G} = V_{IL}$	Min	70	90	120	ns
t_{AVQV}	t_{ACC}	Address Valid to Output Valid	$\overline{E} = V_{IL}$, $\overline{G} = V_{IL}$	Max	70	90	120	ns
$t_{ELQX}^{(1)}$	t_{LZ}	Chip Enable Low to Output Transition	$\overline{G} = V_{IL}$	Min	0	0	0	ns
t_{ELQV}	t_{CE}	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$	Max	70	90	120	ns
$t_{GLQX}^{(1)}$	t_{OLZ}	Output Enable Low to Output Transition	$\overline{E} = V_{IL}$	Min	0	0	0	ns
t_{GLQV}	t_{OE}	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$	Max	30	35	50	ns
$t_{EHQZ}^{(1)}$	t_{HZ}	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	Max	25	30	30	ns
$t_{GHQZ}^{(1)}$	t_{DF}	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	Max	25	30	30	ns
t_{EHQX} t_{GHQX} t_{AXQX}	t_{OH}	Chip Enable, Output Enable or Address Transition to Output Transition		Min	0	0	0	ns
t_{ELBL} t_{ELBH}	t_{ELFL} t_{ELFH}	Chip Enable to \overline{BYTE} Low or High		Max	5	5	5	ns
t_{BLQZ}	t_{FLQZ}	\overline{BYTE} Low to Output Hi-Z		Max	25	30	30	ns
t_{BHQV}	t_{FHQV}	\overline{BYTE} High to Output Valid		Max	30	40	40	ns

Note: 1. Sampled only, not 100% tested.

Figure 9. Read Mode AC Waveforms




Table 16. Write AC Characteristics, Write Enable Controlled
 ($T_A = 0$ to 70°C or -40 to 85°C)

Symbol	Alt	Parameter		M29W160B			Unit
				70	90	120	
t_{AVAV}	t_{WC}	Address Valid to Next Address Valid	Min	70	90	120	ns
t_{ELWL}	t_{CS}	Chip Enable Low to Write Enable Low	Min	0	0	0	ns
t_{WLWH}	t_{WP}	Write Enable Low to Write Enable High	Min	45	50	50	ns
t_{DVWH}	t_{DS}	Input Valid to Write Enable High	Min	45	50	50	ns
t_{WHDX}	t_{DH}	Write Enable High to Input Transition	Min	0	0	0	ns
t_{WHEH}	t_{CH}	Write Enable High to Chip Enable High	Min	0	0	0	ns
t_{WHWL}	t_{WPH}	Write Enable High to Write Enable Low	Min	30	30	30	ns
t_{AVWL}	t_{AS}	Address Valid to Write Enable Low	Min	0	0	0	ns
t_{WLAX}	t_{AH}	Write Enable Low to Address Transition	Min	45	50	50	ns
t_{GHWL}		Output Enable High to Write Enable Low	Min	0	0	0	ns
t_{WHGL}	t_{OEHL}	Write Enable High to Output Enable Low	Min	0	0	0	ns
$t_{WHRL}^{(1)}$	t_{BUSY}	Program/Erase Valid to \overline{RB} Low	Max	30	35	50	ns
t_{VCHEL}	t_{VCS}	V_{CC} High to Chip Enable Low	Min	50	50	50	μs

Note: 1. Sampled only, not 100% tested.

Figure 10. Write AC Waveforms, Write Enable Controlled




Table 17. Write AC Characteristics, Chip Enable Controlled
 ($T_A = 0$ to 70°C or -40 to 85°C)

Symbol	Alt	Parameter		M29W160B			Unit
				70	90	120	
t_{AVAV}	t_{WC}	Address Valid to Next Address Valid	Min	70	90	120	ns
t_{WLEL}	t_{WS}	Write Enable Low to Chip Enable Low	Min	0	0	0	ns
t_{ELEH}	t_{CPH}	Chip Enable High to Chip Enable High	Min	45	50	50	ns
t_{DVEH}	t_{DS}	Input Valid to Chip Enable High	Min	45	50	50	ns
t_{EHDX}	t_{DH}	Chip Enable High to Input Transition	Min	0	0	0	ns
t_{EHWL}	t_{WH}	Chip Enable High to Write Enable High	Min	0	0	0	ns
t_{EHEL}	t_{CP}	Chip Enable Low to Chip Enable Low	Min	30	30	30	ns
t_{AVEL}	t_{AS}	Address Valid to Chip Enable Low	Min	0	0	0	ns
t_{ELAX}	t_{AH}	Chip Enable Low to Address Transition	Min	45	50	50	ns
t_{GHGL}		Output Enable High Chip Enable Low	Min	0	0	0	ns
t_{EHGL}	t_{OEHL}	Chip Enable High to Output Enable Low	Min	0	0	0	ns
$t_{EHRL}^{(1)}$	t_{BUSY}	Program/Erase Valid to \overline{RB} Low	Max	30	35	50	ns
t_{VCHWL}	t_{VCS}	V_{CC} High to Write Enable Low	Min	50	50	50	μs

Note: 1. Sampled only, not 100% tested.


Figure 11. Write AC Waveforms, Chip Enable Controlled


Table 18. Reset/Block Temporary Unprotect AC Characteristics
 ($T_A = 0$ to 70°C or -40 to 85°C)

Symbol	Alt	Parameter		M29W160B			Unit
				70	90	120	
$t_{PHWL}^{(1)}$ $t_{PHEL}^{(1)}$ $t_{PHGL}^{(1)}$	t_{RH}	\overline{RP} High to Write Enable Low, Chip Enable Low, Output Enable Low	Min	50	50	50	ns
$t_{RHWL}^{(1)}$ $t_{RHEL}^{(1)}$ $t_{RHGL}^{(1)}$	t_{RB}	\overline{RB} High to Write Enable Low, Chip Enable Low, Output Enable Low	Min	0	0	0	ns
t_{PLPX}	t_{RP}	\overline{RP} Pulse Width	Min	500	500	500	ns
$t_{PLYH}^{(1)}$	t_{READY}	\overline{RP} Low to Read Mode	Max	10	10	10	μs
$t_{PHPHH}^{(1)}$	t_{VIDR}	\overline{RP} Rise Time to V_{ID}	Min	500	500	500	ns

Note: 1. Sampled only, not 100% tested.

Figure 12. Reset/Block Temporary Unprotect AC Waveforms




Table 19. Ordering Information Scheme

Example:	M29W160BB	90	N	1	T
Device Type					
M29					
Operating Voltage					
W = V _{CC} = 2.7 to 3.6V					
Device Function					
160B = 16 Mbit (2Mb x8 or 1Mb x16), Boot Block					
Array Matrix					
T = Top Boot B = Bottom Boot					
Speed					
70 = 70 ns 90 = 90 ns 120 = 120 ns					
Package					
N = TSOP48: 12 x 20 mm M = SO44 ZA = LFBGA48: 0.80mm pitch					
Temperature Range					
1 = 0 to 70 °C 6 = -40 to 85 °C					
Option					
T = Tape & Reel Packing					

Note: The last two characters of the ordering code may be replaced by a letter code for preprogrammed parts, otherwise devices are shipped from the factory with the memory content bits erased to '1'.

For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the ST Sales Office nearest to you.

Table 20. Revision History


Date	Revision Details
July 1999	First Issue
10/08/99	FBGA Connections change (Table 1, Figure 4) Chip Erase Max. specification added (Table 10) Block Erase Max. specification added (Table 10) Program Max. specification added (Table 10) Chip Program Max. specification added (Table 10) I _{CC1} , I _{CC2} Typ. specification added (Table 14) I _{CC2} Test Condition change (Table 14) I _{CC2} Max. specification change (Table 14) t _{WLWH} , 90ns speed, change (Table 16) t _{DVWH} , 70 and 90ns speed, change (Table 16) t _{WLAX} , 90ns speed, change (Table 16) t _{LEH} , 90ns speed, change (Table 17) t _{DVEH} , 70 and 90ns speed, change (Table 17) t _{ELAX} , 90ns speed, change (Table 17.)
10/27/99	Device Code in Auto Select Program, corrected
02/09/00	Security Data Command change (Table 7, 8) Status Register bit DQ5 clarification Data Polling Flowchart diagram change (Figure 5) Data Toggle Flowchart diagram change (Figure 6) LFBGA Package Mechanical Data change (Table 23) LFBGA Package Outline drawing change (Figure 15)

M29W160BT, M29W160BB

Table 21. TSOP48 - 48 lead Plastic Thin Small Outline, 12 x 20mm, Package Mechanical Data

Symbol	mm			inches		
	Typ	Min	Max	Typ	Min	Max
A			1.20			0.0472
A1		0.05	0.15		0.0020	0.0059
A2		0.95	1.05		0.0374	0.0413
B		0.17	0.27		0.0067	0.0106
C		0.10	0.21		0.0039	0.0083
D		19.80	20.20		0.7795	0.7953
D1		18.30	18.50		0.7205	0.7283
E		11.90	12.10		0.4685	0.4764
e	0.50	—	—	0.0197	—	—
L		0.50	0.70		0.0197	0.0276
α		0°	5°		0°	5°
N	48			48		
CP			0.10			0.0039

Figure 13. TSOP48 - 48 lead Plastic Thin Small Outline, 12 x 20mm, Package Outline




Drawing is not to scale.

Table 22. SO44 - 44 lead Plastic Small Outline, 525 mils body width, Package Mechanical Data

Symbol	mm			inches		
	Typ	Min	Max	Typ	Min	Max
A		2.42	2.62		0.0953	0.1031
A1		0.22	0.23		0.0087	0.0091
A2		2.25	2.35		0.0886	0.0925
B			0.50			0.0197
C		0.10	0.25		0.0039	0.0098
D		28.10	28.30		1.1063	1.1142
E		13.20	13.40		0.5197	0.5276
e	1.27	—	—	0.0500	—	—
H		15.90	16.10		0.6260	0.6339
L	0.80	—	—	0.0315	—	—
α	3°	—	—	3°	—	—
N	44			44		
CP			0.10			0.0039

Figure 14. SO44 - 44 lead Plastic Small Outline, 525 mils body width, Package Outline




Drawing is not to scale.

Table 23. LFBGA48 - 8 x 6 balls, 0.80mm pitch, Package Mechanical Data

Symbol	mm			inch		
	Typ	Min	Max	Typ	Min	Max
A			1.350			0.0531
A1	0.300	0.200	0.350	0.0118	0.0079	0.0138
A2		0.750	1.000		0.0295	0.0394
b		0.300	0.550		0.0118	0.0217
D	9.000	8.800	9.200	0.3543	0.3465	0.3622
D1	5.600	–	–	0.2205	–	–
ddd			0.150			0.0059
e	0.800	–	–	0.0315	–	–
E	8.000	7.800	8.200	0.3150	0.3071	0.3228
E1	4.000	–	–	0.1575	–	–
FD	1.700	–	–	0.0669	–	–
FE	2.000	–	–	0.0787	–	–
SD	0.400	–	–	0.0157	–	–
SE	0.400	–	–	0.0157	–	–

Figure 15. LFBGA48 - 8 x 6 balls, 0.80 mm pitch, Bottom View Package Outline



Drawing is not to scale.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics
® 2000 STMicroelectronics - All Rights Reserved

All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco -
Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

<http://www.st.com>