



# ST95040 ST95020, ST95010

## 4K/2K/1K Serial SPI EEPROM with Positive Clock Strobe

NOT FOR NEW DESIGN

- 1 MILLION ERASE/WRITE CYCLES
- 40 YEARS DATA RETENTION
- SINGLE SUPPLY VOLTAGE
  - 4.5V to 5.5V for ST950x0
  - 2.5V to 5.5V for ST950x0W
- SPI BUS COMPATIBLE SERIAL INTERFACE
- 2 MHz CLOCK RATE MAX
- BLOCK WRITE PROTECTION
- STATUS REGISTER
- 16 BYTE PAGE MODE
- WRITE PROTECT
- SELF-TIMED PROGRAMMING CYCLE
- E.S.D.PROTECTION GREATER than 4000V
- SUPPORTS POSITIVE CLOCK SPI MODES




Figure 1. Logic Diagram

### DESCRIPTION

The ST950x0 is a family of Electrically Erasable Programmable Memories (EEPROM) fabricated with STMicroelectronics's High Endurance Single Polysilicon CMOS technology. Each memory is accessed by a simple SPI bus compatible serial interface. The bus signals are a serial clock input (C), a serial data input (D) and a serial data output (Q).

Table 1. Signal Names

C	Serial Clock
D	Serial Data Input
Q	Serial Data Output
$\bar{S}$	Chip Select
$\bar{W}$	Write Protect
$\overline{HOLD}$	Hold
V <sub>CC</sub>	Supply Voltage
V <sub>SS</sub>	Ground




Figure 2A. DIP Pin Connections




Figure 2B. SO Pin Connections




Table 2. Absolute Maximum Ratings <sup>(1)</sup>

Symbol	Parameter	Value	Unit
T <sub>A</sub>	Ambient Operating Temperature	−40 to 125	°C
T <sub>STG</sub>	Storage Temperature	−65 to 150	°C
T <sub>LEAD</sub>	Lead Temperature, Soldering (SO8 package) 40 sec (PSDIP8 package) 10 sec	215 260	°C
V <sub>O</sub>	Output Voltage	−0.3 to V <sub>CC</sub> +0.6	V
V <sub>I</sub>	Input Voltage with respect to Ground	−0.3 to 6.5	V
V <sub>CC</sub>	Supply Voltage	−0.3 to 6.5	V
V <sub>ESD</sub>	Electrostatic Discharge Voltage (Human Body model) <sup>(2)</sup>	4000	V
	Electrostatic Discharge Voltage (Machine model) <sup>(3)</sup>	500	V

**Notes:** 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

2. MIL-STD-883C, 3015.7 (100pF, 1500Ω)

3. EIAJ IC-121 (Condition C) (200pF, 0Ω)

## DESCRIPTION (cont'd)

The device connected to the bus is selected when the chip select input ( $\bar{S}$ ) goes low. Communications with the chip can be interrupted with a hold input (HOLD). The write operation is disabled by a write protect input ( $\bar{W}$ ).

Data is clocked in during the low to high transition of clock C, data is clocked out during the high to low transition of clock C.

## SIGNALS DESCRIPTION

**Serial Output (Q).** The output pin is used to transfer data serially out of the Memory. Data is shifted out on the falling edge of the serial clock.

**Serial Input (D).** The input pin is used to transfer data serially into the device. It receives instructions, addresses, and the data to be written. Input is latched on the rising edge of the serial clock.

Figure 3. Data and Clock Timing





Figure 4. Microcontroller and SPI Interface Set-up



**Serial Clock (C).** The serial clock provides the timing of the serial interface. Instructions, addresses, or data present at the input pin are latched on the rising edge of the clock input, while data on the Q pin changes after the falling edge of the clock input.

**Chip Select ( $\overline{S}$ ).** When  $\overline{S}$  is high, the Memory is deselected and the Q output pin is at high impedance and, unless an internal write operation is underway the Memory will be in the standby power mode.  $\overline{S}$  low enables the Memory, placing it in the active power mode. It should be noted that after

power-on, a high to low transition on  $\overline{S}$  is required prior to the start of any operation.

**Write Protect ( $\overline{W}$ ).** This pin is for hardware write protection. When  $\overline{W}$  is low, writes to the Memory are disabled but any other operations stay enabled. When  $\overline{W}$  is high, all writes operations are available.  $\overline{W}$  going low at any time before the last bit D0 of the data stream will reset the write enable latch and prevent programming. No action on  $\overline{W}$  or on the write enable latch can interrupt a write cycle which has commenced.

**Hold ( $\overline{\text{HOLD}}$ ).** The  $\overline{\text{HOLD}}$  pin is used to pause serial communications with the Memory without resetting the serial sequence. To take the Hold condition into account, the product must be selected ( $\overline{\text{S}} = 0$ ). Then the Hold state is validated by a high to low transition on  $\overline{\text{HOLD}}$  when C is low. To resume the communications,  $\overline{\text{HOLD}}$  is brought high while C is low. During the Hold condition D, Q, and C are at a high impedance state.

When the Memory is under the Hold condition, it is possible to deselect the device. However, the serial communications will remain paused after a reselect, and the chip will be reset.

The Memory can be driven by a microcontroller with its SPI peripheral running in either of the two following modes: (CPOL, CPHA) = ('0', '0') or (CPOL, CPHA) = ('1', '1').

For these two modes, input data is latched in by the low to high transition of clock C, and output data is available from the high to low transition of Clock (C).

The difference between (CPOL, CPHA) = (0, 0) and (CPOL, CPHA) = (1, 1) is the stand-by polarity: C remains at '0' for (CPOL, CPHA) = (0, 0) and C remains at '1' for (CPOL, CPHA) = (1, 1) when there is no data transfer.

## OPERATIONS

All instructions, addresses and data are shifted in and out of the chip MSB first. Data input (D) is sampled on the first rising edge of clock (C) after the chip select ( $\overline{\text{S}}$ ) goes low. Prior to any operation, a one-byte instruction code must be entered in the chip. This code is entered via the data input (D), and latched on the rising edge of the clock input (C). To enter an instruction code, the product must have been previously selected ( $\overline{\text{S}} = \text{low}$ ). Table 3 shows the instruction set and format for device

operation. If an invalid instruction is sent (one not contained in Table 3), the chip is automatically deselected. For operations that read or write data in the memory array, bit 3 of the instruction is the MSB of the address, otherwise, it is a don't care.

### Write Enable (WREN) and Write Disable (WRDI)

The Memory contains a write enable latch. This latch must be set prior to every WRITE or WRSR operation. The WREN instruction will set the latch and the WRDI instruction will reset the latch. The latch is reset under the following conditions:

- $\overline{\text{W}}$  pin is low
- Power on
- WRDI instruction executed
- WRSR instruction executed
- WRITE instruction executed

As soon as the WREN or WRDI instruction is received by the memory, the circuit executes the instruction and enters a wait mode until it is deselected.

### Read Status Register (RDSR)

The RDSR instruction provides access to the status register. The status register may be read at any time, even during a write to the memory operation. If a Read Status register reaches the 8th bit of the Status register, an additional 9th clock pulse will wrap around to read the 1st bit of the Status Register.

The status register format is as follows:

b7					b0		
1	1	1	1	BP1	BP0	WEL	WIP


BP1, BP0: Read and write bits  
WEL, WIP: Read only bits.  
b7 to b4: Read only bits.

**Table 3. Instruction Set**

Instruction	Description	Instruction Format
WREN	Set Write Enable Latch	0000 0110
WRDI	Reset Write Enable Latch	0000 0100
RDSR	Read Status Register	0000 0101
WRSR	Write Status Register	0000 0001
READ	Read Data from Memory Array	0000 A <sub>8</sub> 011
WRITE	Write Data to Memory Array	0000 A <sub>8</sub> 010

**Notes:** A<sub>8</sub> = 1, Upper page selected on ST95040.  
A<sub>8</sub> = 0, Lower page selected on ST95040.

Figure 5. Block Diagram




During a write to the memory operation to the memory array, all bits BP1, BP0, WEL, WIP are valid and can be read. During a write to the status register, only the bits WEL and WIP are valid and can be read. The values of BP1 and BP0 read at that time correspond to the previous contents of the status register.

The Write-In-Process (WIP) read-only bit indicates whether the Memory is busy with a write operation.

When set to a '1' a write is in progress, when set to a '0' no write is in progress.

The Write Enable Latch (WEL) read-only bit indicates the status of the write enable latch. When set to a '1' the latch is set, when set to a '0' the latch is reset. The Block Protect (BP0 and BP1) bits indicate the extent of the protection employed. These bits are set by the user issuing the WRSR instruction. These bits are non-volatile.

Figure 6. Read Operation Sequence



**Notes:** A8 = A7 = 0 on ST95010; A8 = 0 on ST95020; A8 is only active on ST95040.

Table 4. Write Protected Block Size

Status Register Bits		Protected Block	Array Address Protected		
BP1	BP0		ST95040	ST95020	ST95010
0	0	none	none	none	none
0	1	Upper quarter	180h - 1FFh	C0h - FFh	60h - 7Fh
1	0	Upper half	100h - 1FFh	80h - FFh	40h - 7Fh
1	1	Whole memory	000h - 1FFh	00h - FFh	00h - 7Fh

### Write Status Register (WRSR)

The WRSR instruction allows the user to select the size of protected memory. The user may read the blocks but will be unable to write within the protected blocks. The blocks and respective WRSR control bits are shown in Table 4.

When the WRSR instruction and the 8 bits of the Status Register are latched-in, the internal write cycle is then triggered by the rising edge of  $\bar{S}$ .

This rising edge of  $\bar{S}$  must appear no later than the 16th clock cycle of the WRSR instruction of the Status Register content (it must not appear a 17th clock pulse before the rising edge of  $\bar{S}$ ), otherwise the internal write sequence is not performed.

### Read Operation

The chip is first selected by putting  $\bar{S}$  low. The serial one byte read instruction is followed by a one byte

address (A7-A0), each bit being latched-in during the rising edge of the clock (C). Bit 3 (see Table 3) of the read instruction contains address bit A8 (most significant address bit). Then the data stored in the memory at the selected address is shifted out on the Q output pin; each bit being shifted out during the falling edge of the clock (C). The data stored in the memory at the next address can be read in sequence by continuing to provide clock pulses. The byte address is automatically incremented to the next higher address after each byte of data is shifted out. When the highest address is reached, the address counter rolls over to 0h allowing the read cycle to be continued indefinitely. The read operation is terminated by deselecting the chip. The chip can be deselected at any time during data output. Any read attempt during a write cycle will be rejected and will deselect the chip.

Figure 7. Write Enable Latch Sequence






Figure 8. Byte Write Operation Sequence



**Notes:** A8 = A7 = 0 on ST95010; A8 = 0 on ST95020; A8 is only active on ST95040.

Figure 9. Page Write Operation Sequence



**Notes:** A8 = A7 = 0 on ST95010; A8 = 0 on ST95020; A8 is only active on ST95040.

Figure 10. RDSR: Read Status Register Sequence







Figure 11. WRSR: Write Status Register Sequence



### Byte Write Operation

Prior to any write attempt, the write enable latch must be set by issuing the WREN instruction. First the device is selected ( $\overline{S}$  = low) and a serial WREN instruction byte is issued. Then the product is deselected by taking  $\overline{S}$  high. After the WREN instruction byte is sent, the Memory will set the write enable latch and then remain in standby until it is deselected. Then the write state is entered by selecting the chip, issuing two bytes of instruction and address, and one byte of data.

Chip Select ( $\overline{S}$ ) must remain low for the entire duration of the operation. The product must be deselected just after the eighth bit of data has been latched in. If not, the write process is cancelled. As soon as the product is deselected, the self-timed write cycle is initiated. While the write is in progress, the status register may be read to check BP1, BP0, WEL and WIP. WIP is high during the self-timed write cycle. When the cycle is completed, the write enable latch is reset.

### Page Write Operation

A maximum of 16 bytes of data may be written during one non-volatile write cycle. All 16 bytes


must reside on the same page. The page write mode is the same as the byte write mode except that instead of deselecting the device after the first byte of data, up to 15 additional bytes can be shifted in prior to deselecting the chip. A page address begins with address xxxx 0000 and ends with xxxx 1111. If the address counter reaches xxxx 1111 and the clock continues, the counter will roll over to the first address of the page (xxxx 0000) and overwrite any previously written data. The programming cycle will only start if the  $\overline{S}$  transition occurs just after the eighth bit of data of a word is received.

### POWER ON STATE

After a Power up the Memory is in the following state:

- The device is in the low power standby state.
- The chip is deselected.
- The chip is not in hold condition.
- The write enable latch is reset.
- BP1 and BP0 are unchanged (non-volatile bits).

Figure 12. EEPROM and SPI Bus

**DATA PROTECTION AND PROTOCOL SAFETY**

- All inputs are protected against noise, see Table 6.
- Non valid  $\overline{S}$  and  $\overline{HOLD}$  transitions are not taken into account.
- $\overline{S}$  must come high at the proper clock count in order to start a non-volatile write cycle (in the memory array or in the status register), that is the Chip Select  $\overline{S}$  must rise during the clock pulse following the introduction of a multiple of 8 bits.
- Access to the memory array during non-volatile programming cycle is ignored; however, the programming cycle continues.

- After any of the operations WREN, WRDI, RDSR is completed, the chip enters a wait state and waits for a deselect.
- The write enable latch is reset upon power-up.
- The write enable latch is reset when  $\overline{W}$  is brought low.


**INITIAL DELIVERY STATE**

The device is delivered with the memory array in a fully erased state (all data set at all "1's" or FFh). The block protect bits are initialized to 00.

**Table 5. AC Measurement Conditions**

Input Rise and Fall Times	$\leq 50\text{ns}$
Input Pulse Voltages	$0.2V_{CC}$ to $0.8V_{CC}$
Input and Output Timing Reference Voltages	$0.3V_{CC}$ to $0.7V_{CC}$
Output Load	$C_L = 100\text{pF}$

Note that Output Hi-Z is defined as the point where data is no longer driven.

**Figure 13. AC Testing Input Output Wavef.****Table 6. Input Parameters** <sup>(1)</sup> ( $T_A = 25^\circ\text{C}$ ,  $f = 2\text{ MHz}$ )

Symbol	Parameter	Min	Max	Unit
$C_{IN}$	Input Capacitance (D)		8	pF
$C_{IN}$	Input Capacitance (other pins)		6	pF
$t_{L,PF}$	Input Signal Pulse Width Filtered Out		10	ns

**Note:** 1. Sampled only, not 100% tested.

**Table 7. DC Characteristics**

( $T_A = 0$  to  $70^\circ\text{C}$ ,  $-40$  to  $85^\circ\text{C}$  or  $-40$  to  $125^\circ\text{C}$ ;  $V_{CC} = 4.5\text{V}$  to  $5.5\text{V}$  or  $2.5\text{V}$  to  $5.5\text{V}$ )

Symbol	Parameter	Test Condition	Min	Max	Unit
$I_{LI}$	Input Leakage Current			$\pm 2$	$\mu\text{A}$
$I_{LO}$	Output Leakage Current			$\pm 2$	$\mu\text{A}$
$I_{CC}$	Supply Current	$C = 0.1 V_{CC}/0.9 V_{CC}$ , @ 2 MHz, Q = Open		2	mA
		$C = 0.1 V_{CC}/0.9 V_{CC}$ , @ 2 MHz, Q = Open, Note 2		2	mA
	Supply Current (W series)	$C = 0.1 V_{CC}/0.9 V_{CC}$ , @ 1 MHz, $V_{CC} = 2.5\text{V}$ , Q = Open		1.5	mA
$I_{CC1}$	Standby Current	$\bar{S} = V_{CC}$ , $V_{IN} = V_{SS}$ or $V_{CC}$		50	$\mu\text{A}$
		$\bar{S} = V_{CC}$ , $V_{IN} = V_{SS}$ or $V_{CC}$ , Note 2		50	$\mu\text{A}$
	Standby Current (W series)	$\bar{S} = V_{CC}$ , $V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 2.5\text{V}$		25	$\mu\text{A}$
$V_{IL}$	Input Low Voltage		$-0.3$	$0.3 V_{CC}$	V
$V_{IH}$	Input High Voltage		$0.7 V_{CC}$	$V_{CC} + 1$	V
$V_{OL}^{(1)}$	Output Low Voltage	$I_{OL} = 2\text{mA}$		0.4	V
		$I_{OL} = 2\text{mA}$ , Note 2		0.4	V
	Output Low Voltage (W series)	$I_{OL} = 1.5\text{mA}$ , $V_{CC} = 2.5\text{V}$		0.4	V
$V_{OH}^{(1)}$	Output High Voltage	$I_{OH} = -2\text{mA}$	$V_{CC} - 0.6$		V
		$I_{OH} = -2\text{mA}$ , Note 2	$V_{CC} - 0.6$		V
	Output High Voltage (W series)	$I_{OH} = -0.4\text{mA}$ , $V_{CC} = 2.5\text{V}$	$V_{CC} - 0.3$		V

**Notes:** 1. The device meets output requirements for both TTL and CMOS standards.  
2. Test performed at  $-40$  to  $125^\circ\text{C}$  temperature range, grade 3.

Table 8. AC Characteristics

Symbol	Alt	Parameter	ST95040 / 020 / 010						Unit
			V <sub>CC</sub> = 4.5V to 5.5V, T <sub>A</sub> = 0 to 70°C, T <sub>A</sub> = -40 to 85°C		V <sub>CC</sub> = 4.5V to 5.5V, T <sub>A</sub> = -40 to 125°C		V <sub>CC</sub> = 2.5V to 5.5V, T <sub>A</sub> = 0 to 70°C, T <sub>A</sub> = -40 to 85°C		
			Min	Max	Min	Max	Min	Max	
f <sub>C</sub>	f <sub>C</sub>	Clock Frequency	D.C.	2	D.C.	2	D.C.	1	MHz
t <sub>SLCH</sub>	t <sub>CSS</sub>	$\overline{S}$ Active Setup Time	100		100		200		ns
t <sub>CHSL</sub>		$\overline{S}$ Not Active Hold Time	100		100		200		ns
t <sub>CH</sub> <sup>(1)</sup>	t <sub>CLH</sub>	Clock High Time	190		200		400		ns
t <sub>CL</sub> <sup>(1)</sup>	t <sub>CLL</sub>	Clock Low Time	200		200		400		ns
t <sub>CLCH</sub>	t <sub>RC</sub>	Clock Rise Time		1		1		1	μs
t <sub>CHCL</sub>	t <sub>FC</sub>	Clock Fall Time		1		1		1	μs
t <sub>DVCH</sub>	t <sub>DSU</sub>	Data In Setup Time	50		50		100		ns
t <sub>CHDX</sub>	t <sub>DH</sub>	Data In Hold Time	50		50		100		ns
t <sub>DLDH</sub>	t <sub>RI</sub>	Data In Rise Time		1		1		1	μs
t <sub>DHDL</sub>	t <sub>FI</sub>	Data In Fall Time		1		1		1	μs
t <sub>HHCH</sub>	t <sub>HSU</sub>	$\overline{HOLD}$ Setup Time	100		100		200		ns
t <sub>HLCH</sub>		Clock Low Hold Time	90		90		200		ns
t <sub>CLHL</sub>	t <sub>HH</sub>	$\overline{HOLD}$ Hold Time	80		80		200		ns
t <sub>CLHH</sub>		Clock Low Set-up Time	100		100		200		ns
t <sub>CHSH</sub>		$\overline{S}$ Active Hold Time	200		200		200		ns
t <sub>SHCH</sub>		$\overline{S}$ Not Active Setup Time	100		100		200		ns
t <sub>SHSL</sub>	t <sub>CSH</sub>	$\overline{S}$ Deselect Time	200		200		200		ns
t <sub>SHQZ</sub>	t <sub>DIS</sub>	Output Disable Time		150		150		200	ns
t <sub>CLQV</sub>	t <sub>V</sub>	Clock Low to Output Valid		240		300		400	ns
t <sub>CLQX</sub>	t <sub>HO</sub>	Output Hold Time	0		0		0		ns
t <sub>QLQH</sub> <sup>(2)</sup>	t <sub>RO</sub>	Output Rise Time		100		100		200	ns
t <sub>QHQL</sub> <sup>(2)</sup>	t <sub>FO</sub>	Output Fall Time		100		100		200	ns
t <sub>HHQX</sub>	t <sub>LZ</sub>	$\overline{HOLD}$ High to Output Low-Z		100		100		200	ns
t <sub>HLQZ</sub>	t <sub>HZ</sub>	$\overline{HOLD}$ Low to Output High-Z		130		130		200	ns
t <sub>W</sub>	t <sub>WP</sub>	Write Cycle Time		10		10		10	ms

Notes: 1. t<sub>CH</sub> + t<sub>CL</sub> ≥ 1/f<sub>C</sub>

2. Value guaranteed by characterization, not 100% tested in production.

Figure 14. Serial Input Timing




Figure 15. Hold Timing






Figure 16. Output Timing



ORDERING INFORMATION SCHEME




**Notes:** 1. Data In is strobed on rising edge of the clock (C) and Data Out is synchronized from the falling edge of the clock.  
2. Temperature range on request only, 5V  $\pm$  10% only.

Devices are shipped from the factory with the memory content set at all "1's" (FFh).

For a list of available options (Operating Voltage, Package, etc...) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.

**PSDIP8 - 8 pin Plastic Skinny DIP, 0.25mm lead frame**

Symb	mm			inches		
	Typ	Min	Max	Typ	Min	Max
A		3.90	5.90		0.154	0.232
A1		0.49	–		0.019	–
A2		3.30	5.30		0.130	0.209
B		0.36	0.56		0.014	0.022
B1		1.15	1.65		0.045	0.065
C		0.20	0.36		0.008	0.014
D		9.20	9.90		0.362	0.390
E	7.62	–	–	0.300	–	–
E1		6.00	6.70		0.236	0.264
e1	2.54	–	–	0.100	–	–
eA		7.80	–		0.307	–
eB			10.00			0.394
L		3.00	3.80		0.118	0.150
N	8			8		
CP			0.10			0.004




Drawing is not to scale



## SO8 - 8 lead Plastic Small Outline, 150 mils body width

Symb	mm			inches		
	Typ	Min	Max	Typ	Min	Max
A		1.35	1.75		0.053	0.069
A1		0.10	0.25		0.004	0.010
B		0.33	0.51		0.013	0.020
C		0.19	0.25		0.007	0.010
D		4.80	5.00		0.189	0.197
E		3.80	4.00		0.150	0.157
e	1.27	–	–	0.050	–	–
H		5.80	6.20		0.228	0.244
h		0.25	0.50		0.010	0.020
L		0.40	0.90		0.016	0.035
$\alpha$		0°	8°		0°	8°
N	8			8		
CP			0.10			0.004



SO-a

Drawing is not to scale

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics  
All other names are the property of their respective owners

© 2002 STMicroelectronics - All Rights Reserved

STMicroelectronics group of companies Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong -  
India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States  
[www.st.com](http://www.st.com)