



60V 5A POWER FULL BRIDGE


PRODUCT PREVIEW

- MINIMUM INPUT OUTPUT PULSE WIDTH DISTORTION
- 150mΩ R_{dsON} NDMOS OUTPUT STAGE
- CMOS COMPATIBLE LOGIC INPUTS
- THERMAL PROTECTION
- WARNING OUTPUT: THERMAL, OVERLOAD
- UNDER VOLTAGE PROTECTION ON V_{REG}
- OVERVOLTAGE PROTECTION
- TWO LEVELS CURRENT PROTECTION

DESCRIPTION

STA510D is a monolithic full bridge stage in Multipower BCD Technology. The device is particularly designed to make the output stage of classD audio amplifier capable to deliver 100W undistorted output power on 8Ω load. The input pins have threshold proportional to V_{Ibias} pin voltage. The commutation speed of the output stage is settable with an external resistor (Curref pin) to choice for each application the best compromise of THD versus EMI and current

MULTIPOWER BCD TECHNOLOGY




PowerSO36 (Slug-up)

ORDERING NUMBER: STA510D

spikes.

The overcurrent protection works in two steps, the first one, at a lower value limits the current terminating the pulse (independently to the input) when the current in the power output MOS reaches a first threshold: it is aimed to act in case of overload and its effect is to stabilize the mean current in the load to a limit value. The second step shuts down completely the device and restarts the power on sequence if the current reaches a second (higher) threshold: it is aimed to act in case of short circuit, when the first limitation can fail.

AUDIO APPLICATION CIRCUIT



STA510D

PIN FUNCTION


N°	Pin	Description
1, 7, 8, 9, 11, 12, 18, 27	N.C.	Not Connected
2	CURREF	Resistor for commutation speed setting
3	VCC_REG	Positive power supply for the regulator
4	INR	Input right arm
5	VSS	Input logic ground
6	VIBIAS	High logic state setting voltage
10	GND	Signal ground
13	WARNING	Warning advisor
14	PWRDN	St-by input pin
15	INL	Input left arm
16	FAULT	Fault adviosor
17	TRISTATE	Hi-Z input pin
19, 20	VCCL	Positive power supply left arm
21	VREG_BOOT	VREG input for bootstrap charging
22	BOOTL	Bootstrap cap. left arm
23, 24	OUTL	Output left arm
25, 26	PWRGNDL	Power GND left arm
28	SUB	Substrate (plug near powers)
29, 30	PWRGNDR	Power GND right arm
31, 32	OUTR	Output right arm
33	BOOTR	Bootstrap cap. right arm
34	VREG	Regulator output (for filtering)
35, 36	VCCR	Positive power supply right arm

FUNCTIONAL PIN STATUS

PIN NAME	Logical value	IC -STATUS
FAULT	0	Fault detected (Short circuit, or Thermal ..)
FAULT*	1	Normal Operation
TRI-STATE	0	All powers in Hi-Z state
TRI-STATE	1	Normal operation
PWRDN	0	Low absorption
PWRDN	1	Normal operation
WARNING	0	Temperature of the IC =130°C; overload
WARNING*	1	Normal operation

* : The pin is open collector. To have the high logic value, it needs to be pulled up by a resistor.

PIN CONNECTION



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CE}	DC Supply Voltage (VCCR, VCCL, VCC_REG)	60	V
V_{max}	Logic Voltage (INL, INR, VIBIAS, TRISTATE, PWRDN)	5.5*	V
V_{REG}	Regulator Voltage (VREG, VREG_BOOT, CUREF)	8	V
V_{od}	Voltage on Open Drain Pins (WARNING, FAULT)	60	V
T_{op}	Operating Temperature Range	0 to 70	°C
T_{stg}, T_j	Storage and Junction Temperature	-40 to 150	°C

*: referred to V_{SS}

THERMAL DATA

Symbol	Parameter	Min.	Typ.	Max.	Unit
T_{j-case}	Thermal Resistance Junction to Case (thermal pad)			2.5	°C/W
T_{jSD}	Thermal shut-down junction temperature		150		°C
T_{warn}	Thermal warning temperature		130		°C
t_{hSD}	Thermal shut-down hysteresis		25		°C

ELECTRICAL CHARACTERISTICS ($V_{Ibias} = 3.3V$; $V_{cc} = 45V$; $T_{amb} = 25^{\circ}C$ unless otherwise specified referred to "AUDIO APPLICATION CIRCUIT" pag. 1)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
R_{dsON}	Power Nchannel MOSFET R_{dsON}	$I_d = 1A$;		0.15	0.20	Ω
I_{dss}	Power Nchannel leakage I_{dss}			TBD		μA
G_{NH}	Power Nchannel R_{dsON} Matching	$I_d = 1A$; High Right with High Left	95			%
G_{NL}	Power Nchannel R_{dsON} Matching	$I_d = 1A$; Low Right with Low Left	95			%
D_{t-s}	Low current Dead Time (static)	see test circuit in fig. 1		20	40	ns
D_{t-d}	High current Dead Time (dinamic)	$I_d = 5A$; see fig 3		40	80	ns

STA510D**ELECTRICAL CHARACTERISTICS** (continued)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d\ ON}$	Turn-on delay time	Resistive load			100	ns
$t_{d\ OFF}$	Turn-off delay time	Resistive load;			100	ns
t_r	Rise time	Resistive load;			50	ns
t_f	Fall time	Resistive load;			50	ns
V_{CC}	Supply voltage operating range		11		55	V
V_{IN-H}	High level input voltage			$V_{Ibias}/2 + 150mV$	$V_{Ibias}/2 + 300mV$	V
V_{IN-L}	Low level input voltage		$V_{Ibias}/2 - 300mV$	$V_{Ibias}/2 - 130mV$		V
I_{IN-H}	Hi level Input current	Pin voltage = V_{Ibias}			1	μA
I_{IN-L}	Low level input current	Pin voltage = 0.3V			1	μA
$I_{PWRDN-H}$	Hi level PWRDN pin input current	$I_{bias} = 3.3V$		35		μA
V_L	Low logical state voltage (pin PWRDN, TRISTATE)	$I_{bias} = 3.3V$	0.8	1		V
V_H	High logical state voltage (pin PWRDN, TRISTATE)	$I_{bias} = 3.3V$		1.9	2.2	V
$I_{VCC-PWRDN}$	Supply current from Vcc in Power Down	PWRDN = 0; TRISTATE = 0		0.25		mA
$I_{VCC-hiz}$	Supply current from Vcc in Tri-state	PWRDN = 1; Tri-state=0;		TBD		mA
I_{VCC}	Supply current from Vcc in operation	No LOAD Input pulse width = 50% Duty; Switching Frequency = 384Khz; No LC filters;		100		mA
I_{lim}	Current Limit (Overload)		6	7	8	A
I_{sc}	Short circuit current threshold		7	8	9	A
V_{UV}	Undervoltage protection threshold on VREG			7		V
V_{OV}	Overvoltage protection threshold on VCC		55	60		V
V_{DROP}	Dropout from VCC to VREG			4		V

LOGIC TRUTH TABLE (see fig. 2)

TRI-STATE	INL	INR	HSL (Q1)	HSR (Q2)	LSL (Q3)	LSR (Q4)	OUTPUT MODE
0	x	x	OFF	OFF	OFF	OFF	Hi-Z
1	0	0	OFF	OFF	ON	ON	DUMP
1	0	1	OFF	ON	ON	OFF	NEGATIVE
1	1	0	ON	OFF	OFF	ON	POSITIVE
1	1	1	ON	ON	OFF	OFF	Not used

Figure 1. Test Circuit.




Figure 2.






Figure 3.




DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	3.25		3.5	0.128		0.138
A2			3.3			0.13
A4	0.8		1	0.031		0.039
A5		0.2			0.008	
a1	0		0.075	0		0.003
b	0.22		0.38	0.008		0.015
c	0.23		0.32	0.009		0.012
D	15.8		16	0.622		0.630
D1	9.4		9.8	0.37		0.38
D2		1			0.039	
E	13.9		14.5	0.547		0.57
E1	10.9		11.1	0.429		0.437
E2			2.9			0.114
E3	5.8		6.2	0.228		0.244
E4	2.9		3.2	0.114		1.259
e		0.65			0.026	
e3		11.05			0.435	
G	0		0.075	0		0.003
H	15.5		15.9	0.61		0.625
h			1.1			0.043
L	0.8		1.1	0.031		0.043
N	10° (max)					
s	8° (max)					

- (1) "D and E1" do not include mold flash or protusions.
Mold flash or protusions shall not exceed 0.15mm (0.006")
(2) No intrusion allowed inwards the leads.

OUTLINE AND MECHANICAL DATA



PowerSO36 (SLUG UP)



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics
® 2003 STMicroelectronics - All Rights Reserved

DDX is a trademark of Apogee technology inc.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco -
Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

<http://www.st.com>