


1.8 HIGH SPEED DUAL DIFFERENTIAL LINE RECEIVERS, COMPACT CAMERA PORT DECODER, I²C CONTROL LINE

PRODUCT PREVIEW

- SUB-LOW VOLTAGE DIFFERENTIAL SIGNALING INPUTS:
 $V_{ID} = 100\text{mV}$ WITH $R_T = 100\Omega$, $C_L = 10\text{pF}$
- $V_{TH} = \pm 25\text{mV}$ WITH $R_T = 100\Omega$, $C_L = 10\text{pF}$
- HIGH SIGNALING RATE:
 $f_{IN} = 416\text{MHz MAX}$ (D+, D-, CLK+, CLK-)
 $f_{OUT} = 52\text{MHz MAX}$ (D1-D8, CLK)
- VERY HIGH SPEED:
 $t_{pLH} \sim t_{pHL} = 3.5\text{ns}$ (TYP) at $V_{DD} = 2.8\text{V}$; $V_L = 1.8\text{V}$
- OPERATING VOLTAGE RANGE:
 $V_{DD}(\text{OPR}) = 2.65\text{V to } 3.6\text{V}$
 $V_L(\text{OPR}) = 1.65\text{V to } 1.95\text{V}$
- SYMMETRICAL OUTPUT IMPEDANCE (D1-D8, H-SYNC, V-SYNC, CLK):
 $I_{OH} = I_{OL} = 8\text{mA}$ (MIN) at $V_{DD} = 2.65\text{V}$; $V_L = 1.8\text{V}$
- LOW POWER DISSIPATION (DISABLED: EN=Gnd):
 $I_{SOFF} = I_{DD} + I_L = 10\mu\text{A}$ (Max)
- CMOS LOGIC INPUT THRESHOLD (EN, SYNC_SEL):
 $V_{IL} = 0.3 \times V_{DD}$; $V_{DD} = 2.65\text{V to } 3.6\text{V}$
 $V_{IH} = 0.7 \times V_{DD}$; $V_{DD} = 2.65\text{V to } 3.6\text{V}$
- BIDIRECTIONAL LEVEL TRANSLATOR LINE (I/O_{VDD}, I/O_{VL}) FOR I²C COMMUNICATIONS:
13Mbps MAX DATA RATE
 $I_{OH} = 20\mu\text{A}$ (MIN.) at $V_{DD} = 2.8\text{V}$; $V_L = 1.8\text{V}$
 $I_{OL} = 1\text{mA}$ (MIN.) at $V_{DD} = 2.8\text{V}$; $V_L = 1.8\text{V}$
- 3.6V TOLERANT on INPUTS (EN, SYNC_SEL)
- LEADFREE μTFBGA PACKAGE (RoHS Restriction of Hazardous Substances)



of frame (SOF), end of frame (EOF), start of line (SOL) and end of line (EOL) sequences to generate the H-SYNC and V-SYNC signals. Output LVTTTL clock (up to 52 MHz) is transmitted in parallel with data. Input and Output data are rising edge strobe. This chipset is an ideal means to link mobile camera modules to baseband processors. In order to minimize static current consumption, it is possible to shut down the device when the interface is not being used by a power-down (EN) pin that reduces to 10μA the Maximum Current Consumption making this device ideal for portable applications like Mobile Phone, Portable Battery Equipment. Two dedicated I²C lines are provided to translate bidirectional controls from camera and μC devices. The STCCP27 is offered in a μTFBGA package to optimize PCB space. All inputs and outputs are equipped with protection circuits against static discharge, giving them ESD immunity from transient excess voltage. The STCCP27 is characterized for operation over the commercial temperature range -40°C to 85°C.

DESCRIPTION

The STCCP27 receiver converts the SubLVDS clock/datastream (up to 416 Mbps throughput bandwidth) back into parallel 8 bits of CMOS/ LVTTTL. The device recognizes the CCP 32bit start

Table 1: Order Codes

Type	Temperature Range	Package	Comments
STCCP27TBR	-40 to 85 °C	μTFBGA25 3x3mm (TAPE & REEL)	3000 parts per reel

Figure 1: Simplified Application Block Diagram




Figure 2: Block Diagram




Figure 3: Simplified I^2C Line Block Diagram





Figure 4: Pin Configuration (Top Through View - Bumps Are On The Other Side)**Table 2: Pin Description**

PIN N°	SYMBOL	NAME AND FUNCTION
D5	D1	Decoder Output (LSB)
E5	D2	Decoder Output
D4	D3	Decoder Output
E4	D4	Decoder Output
D2	D5	Decoder Output
E2	D6	Decoder Output
D1	D7	Decoder Output
E1	D8	Decoder Output (MSB)
A2, A1	D+, D-	Differential Data Receiver Inputs
A5, A4	CK+, CK-	Differential Ck Receiver Inputs
B3	EN	Receivers Enable Input
D3	CLK	Clock Output
C3	H-SYNC	Horizontal Sync Output
B2	V-SYNC	Vertical Sync Output
A3, E3	GND	Ground
C5	V _{DD}	Main Supply Voltage
B4	Sync Sel	Select Sync Input
C1	V _L	Secondary Supply Voltage
B1, C2	I/O _{VL1} , I/O _{VL2}	I ² C Line (V _L Referred)
B5, C4	I/O _{VDD1} , I/O _{VDD2}	I ² C Line (V _{DD} Referred)

Table 3: Main Function Table

INPUT						OUTPUT				FUNCTION
ENABLE	SYNC_SEL	D+	D-	CLK+	CLK-	V-SYNC	H-SYNC	D1-D8	CLK	
L	X	X	X	X	X	L	L	L	L	CCP disabled
H	H	SOF (FF _H 00 _H 00 _H 02 _H)				H	H	See Detailed Timing Diagram		Start of Frame
H	H	EOF (FF _H 00 _H 00 _H 03 _H)				L	L			End of Frame
H	H	SOL (FF _H 00 _H 00 _H 00 _H)				No Change	H			Start of Line
H	H	EOL (FF _H 00 _H 00 _H 01 _H)				No Change	L			End of Line
H	L	X	X	X	X	L	L	D+, D-	See Detailed Timing Diagram	DisabledSync (D1-D8 will get out data, including Sync Code)

Z = High Impedance, L = Low Voltage Level, H = High Voltage Level, X = Don't care

Table 4: I²C Bus Function Table

ENABLE	I/O INPUT		FUNCTION
	I/O _{VDD}	I/O _{VL}	
X	L	L	I ² C Comm.
X	V _{DD}	V _L	I ² C Comm.
X	Open	V _L	I ² C Comm.
X	V _{DD}	Open	I ² C Comm.

Open: If I/O_{VDD} is not driven then the I/O_{VL} will go in high level V_L by embedded 10kΩ pull-up resistor; If I/O_{VL} is not driven then the I/O_{VCC} will go in high level V_{DD} by embedded 10KΩ pull-up resistor

Figure 5: Frame Structure In VGA Case (Allowed Synchronization Codes Sequence)




Table 5: Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
V_{DD}	Main Supply Voltage	-0.5 to 4.6	V
V_L	Secondary Supply Voltage	-0.5 to 4.6	V
V_D	SubLVDS Data Bus Input Voltage (D+, D-)	-0.5 to 4.6	V
V_{CLK}	SubLVDS Clock Bus Input Voltage (CLK+, CLK-)	-0.5 to 4.6	V
V_I	DC Input Voltage (SYNC_SEL, EN)	-0.5 to 4.6	V
V_O	DC Output Voltage (D1-D8, H-SYNC, V-SYNC, CLK, I/O $_{VDD}$)	-0.5 to ($V_{DD} + 0.5$)	V
$V_{I/OVL}$	DC Output Voltage (I/O $_{VL}$)	-0.5 to ($V_L + 0.5$)	V
T_{stg}	Storage Temperature Range	-65 to +150	°C
ESD	Electrostatic Discharge Protection HBM Human Body Model (All Pins)	±2	KV

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

Table 6: Recommended Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{DD}	Main Supply Voltage	2.65	2.8	3.6	V
V_L	Secondary Supply Voltage	1.65	1.8	1.95	V
V_{ID}	Differential Level Input Voltage (D+, D-, CLK1+, CLK1-)	0.1		0.4	V
V_{CM}	Common Level Input Voltage (D+, D-, CLK1+, CLK1-)	0.5	0.9	1.3	V
V_{IC}	Level Input Voltage (SYNC_SEL, EN)			3.6	V
$V_{I/OVDD}$	Level Input Voltage (I/O $_{VDD}$)			V_{DD}	V
$V_{I/OVL}$	Level Input Voltage (I/O $_{VL}$)			V_L	V
R_T	Termination Resistance (per pair differential input line)	80	100	120	Ω
C_L	Termination Capacitance (per line vs Gnd Pin)		10		pF
T_A	Operating Ambient Temperature Range	-40		85	°C
T_J	Operating Junction Temperature Range	-40		125	°C
t_R, t_F	Rise and Fall Time (SYNC_SEL, EN, I/O $_{VDD}$, I/O $_{VL}$; 10% to 90%; 90% to 10%)			10	ns

Table 7: Electrical Characteristics (Over recommended operating conditions unless otherwise noted. All typical values are at $T_A = 25^\circ\text{C}$, and $V_{DD} = 2.8\text{V}$, $V_L = 1.8\text{V}$)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_{CM}	Common Mode Input Voltage (See fig.1)	$R_T = 100\Omega \pm 1\%$	0.5	0.9	1.3	V
V_{THL}	Receiver Input Low Threshold	$R_T = 100\Omega \pm 1\%$	-25			mV
V_{THH}	Receiver Input High Threshold	$R_T = 100\Omega \pm 1\%$			+25	mV
I_I	Input Leakage Current (D+, D-, CLK1+, CLK1-)	$V_I = 0.4\text{V}$			± 10	μA
		$V_I = 1.4\text{V}$			± 10	μA
I_S	Supply Current ($I_L + I_{DD}$)	EN= V_{DD} , I/O $_{VL} = V_L$, I/O $_{VDD} = V_{DD}$, D+, CLK+ = Gnd or V_{DD} , D+, CLK+ = V_{DD} or Gnd		3.6	7.0	mA
I_{SOFF}	Shutdown Supply Current ($I_L + I_{DD}$)	EN=Gnd, $V_{DD}=2.65\text{V}$ to 3.6V $V_L=1.65\text{V}$ to 1.95V			10	μA
V_{IH}	HIGH Level Input Voltage (SYNC_SEL, EN)	$V_{DD} = 2.65\text{V}$ to 3.6V $V_L = 1.65\text{V}$ to 1.95V	$0.7 \times V_{DD}$		3.6V	V
V_{IL}	LOW Level Input Voltage (SYNC_SEL, EN)	$V_{DD} = 2.65\text{V}$ to 3.6V $V_L = 1.65\text{V}$ to 1.95V	0		$0.3 \times V_{DD}$	V
I_{IH}	HIGH Level Input Current (SYNC_SEL, EN)	$V_{IH} = 0.7 \times V_{DD}$			± 10	μA
I_{IL}	LOW Level Input Current (SYNC_SEL, EN)	$V_{IL} = 0.3 \times V_{DD}$			± 10	μA
V_{OH}	HIGH Level Output Voltage (D1-D8, H-SYNC, V-SYNC, CLK)	$I_{OH} = -8\text{mA}$	2.0			V
		$I_{OH} = -4\text{mA}$	2.4			V
V_{OL}	LOW Level Output Voltage (D1-D8, H-SYNC, V-SYNC, CLK)	$I_{OL} = +8\text{mA}$			0.60	V
V_{IH2}	HIGH Level Input Voltage (I/O $_{VL1}$, I/O $_{VL2}$)	$V_{DD} = 2.65\text{V}$ to 3.6V $V_L = 1.65\text{V}$ to 1.95V	$0.7 \times V_L$			V
	HIGH Level Input Voltage (I/O $_{VDD1}$, I/O $_{VDD2}$)	$V_{DD} = 2.65\text{V}$ to 3.6V $V_L = 1.65\text{V}$ to 1.95V	$0.7 \times V_{DD}$			V
V_{IL2}	LOW Level Input Voltage (I/O $_{VL1}$, I/O $_{VL2}$)	$V_{DD} = 2.65\text{V}$ to 3.6V $V_L = 1.65\text{V}$ to 1.95V	0		0.25	V
	LOW Level Input Voltage (I/O $_{VDD1}$, I/O $_{VDD2}$)	$V_{DD} = 2.65\text{V}$ to 3.6V $V_L = 1.65\text{V}$ to 1.95V	0		0.25	V
V_{OH2}	HIGH Level Output Voltage (I/O $_{VL1}$, I/O $_{VL2}$)	$I_{OH} = -20\mu\text{A}$ $V_{I/OVDD} = V_{DD}$	$V_L - 0.4$			V
	HIGH Level Output Voltage (I/O $_{VDD1}$, I/O $_{VDD2}$)	$I_{OH} = -20\mu\text{A}$ $V_{I/OVL} = V_L$	$V_{DD} - 0.4$			V
V_{OL2}	LOW Level Output Voltage (I/O $_{VL1}$, I/O $_{VL2}$, I/O $_{VDD1}$, I/O $_{VDD2}$)	$I_{OL} = +1\text{mA}$, $V_{I/OVL}$ or $V_{I/OVDD} = \text{Gnd}$			0.35	V

Table 8: Switching Characteristics ($R_T = 100\Omega \pm 1\%$, $C_L = 10\text{pF}$, over recommended operating conditions unless otherwise noted. Typical values are referred to $T_A = 25^\circ\text{C}$ and $V_{DD} = 2.8\text{V}$, $V_L = 1.8\text{V}$)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
t_r	Rise Time LVTTTL Output Voltage (10% to 90%) (See fig.)			3.1	4.0	ns
t_f	Fall Time LVTTTL Output Voltage (90% to 10%) (See fig.)			2.0	4.0	ns
$t_{r\text{ I/O}}$	Rise Time I ² C Input/Output Voltage (20% to 80%) (See fig.)				15	ns
$t_{f\text{ I/O}}$	Fall Time I ² C Input/Output Voltage (80% to 20%) (See fig.)				15	ns
t_{pLH}	Propagation Delay Time (CLK to V-SYNC, H-SYNC) (Low to High) (note x) (See fig.)			6.5	8.5	ns
t_{pHL}	Propagation Delay Time (CLK to V-SYNC, H-SYNC) (High to Low) (note x) (See fig.)			6.5	8.5	ns
t_{pLH}	Propagation Delay Time (CLK to D1-D8) (Low to High) (note 2) (See fig.)			6.5	8.5	ns
t_{pHL}	Propagation Delay Time (CLK to D1-D8) (High to Low) (note 2) (See fig.)			6.5	8.5	ns
t_{pLH}	Propagation Delay Time I ² C Input/Output Voltage (20% to 80%) (Low to High) (note x) (See fig.)				15	ns
t_{pHL}	Propagation Delay Time I ² C Input/Output Voltage (20% to 80%) (High to Low) (note x) (See fig.)				15	ns
t_{EN}	Enable Delay Time (EN to V-SYNC, H-SYNC: t_{PZL} , t_{PZH}) (See fig.)	$t_{rEN} = 2.0\text{ns}$ (10% to 90%) $t_{fEN} = 2.0\text{ns}$ (90% to 10%)			20	μs
t_{DIS}	Disable Delay Time (EN to V-SYNC, H-SYNC: t_{PLZ} , t_{PHZ}) (See fig.)	$t_{rEN} = 2.0\text{ns}$ (10% to 90%) $t_{fEN} = 2.0\text{ns}$ (90% to 10%)			1000	ns
f_{OPR}	Operating frequency	$t_{rD,CLK} = 400\text{ps}$ (10% to 90%) $t_{fD,CLK} = 400\text{ps}$ (90% to 10%) $V_{CM\text{ D,CLK}} = 0.9\text{V}$, $V_{D\text{ D,CLK}} = 150\text{mV}$	1		416	MHz
T_{CLK}	Clock Period		2.4		1000	ns
$t_{SUD-CLK}$	Setup Time (D to CLK) (Low to High or High to Low vs positive CLK edge) (note1) (See fig.2)		0.6			ns
t_{HCLK-D}	Hold Time (CLK to D) (Positive CLK edge to D) (note1) (See fig.2)		1.0			ns

Note 1: 50% V_{DIN} to 50% V_{DOUT}

Table 9: Capacitive Characteristics

Symbol	Parameter	Test Condition		Value			Unit
		V _{DD} (V)		T _A = 25°C			
				Min.	Typ.	Max.	
C _{IN}	Input Capacitance (SYNC_SEL, EN)	2.65 to 3.6	V _L = 1.65V to 1.95V, V _I = GND or V _{DD}		3.5		pF

Figure 6: t_{SUD-CLK} , t_{HCLK-D} (Differential Input Signals D+,D- and CLK+,CLK-)





Figure 7: Bit order in synchronization codes and data, LSB first (example Start of Frame), Image Frame Structure



Note: LSB (bytewise Least Significant Bit first)

Figure 9: ENABLED SYNC MODE Free Running Clock IN (SYNC_SEL=V_{DD}) (D1-D8 will get out input data DIN only, excluding Sync Code)




Figure 10: ENABLED SYNC MODE Gated Clock IN (SYNC_SEL=VDD) (D1-D8 will get out input data DIN only, excluding Sync Code)




Figure 11: ENABLED SYNC MODE Free Running Clock IN (SYNC_SEL=V_{DD}) (D1-D8 will get out input data DIN only, excluding Sync Code)







Figure 12: DISABLED SYNC MODE Free Running Clock IN (SYNC_SEL=Gnd) (D1-D8 will get out input data DIN only, excluding Sync Code)



μ TFBGA25 MECHANICAL DATA

DIM.	mm.			mils		
	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
A	1.0	1.1	1.16	39.4	43.3	45.7
A1			0.25			9.8
A2	0.78		0.86	30.7		33.9
b	0.25	0.30	0.35	9.8	11.8	13.8
D	2.9	3.0	3.1	114.2	118.1	122.0
D1		2			78.8	
E	2.9	3.0	3.1	114.2	118.1	122.0
E1		2			78.8	
e		0.5			19.7	
SE		0.25			9.8	



7539979/A

Table 10: Revision History

Date	Revision	Description of Changes
31-Jan-2005	1	First Release.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

All other names are the property of their respective owners

© 2005 STMicroelectronics - All Rights Reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com