


SN74LVTR245

3.3-V ABT OCTAL TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS428A – OCTOBER 1993 – REVISED NOVEMBER 2002

- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Supports Unregulated Battery Operation Down to 2.7 V
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Reduced Output Structure on A Port Minimizes V_{OHV}
- Latch-Up Performance Exceeds 500 mA Per JESD 17



description/ordering information

This octal bus transceiver is designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The SN74LVTR245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

The A port is designed to minimize the undershoot exhibited on high-to-low transitions during simultaneous switching conditions.

ORDERING INFORMATION

T_A	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	SOP – NS	Tape and reel	SN74LVTR245NSR	LVTR245

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated

SCAS428A – OCTOBER 1993 – REVISED NOVEMBER 2002

INPUTS		OPERATION
$\overline{\text{OE}}$	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

Logic diagram of the 74VHC147 decoder for channels 18 and 19. The diagram shows inputs DIR (1), A1 (2), and OE (19). DIR is connected to two 3-input AND gates. A1 is connected to two inverters. The outputs of the AND gates and the inverters are connected to the inputs of two 3-input OR gates, which produce outputs 18 (B1) and 19 (OE). The outputs of the OR gates are also connected to a common bus labeled "To Seven Other Channels".

Supply voltage range, V_{CC}	−0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	−0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	−0.5 V to 7 V
Current into any output in the low state, I_O	128 mA
Current into any output in the high state, I_O (see Note 2)	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	−50 mA
Output clamp current, I_{OK} ($V_O < 0$)	−50 mA
Package thermal impedance, θ_{JA} (see Note 3)	60°C/W
Storage temperature range, T_{sta}	−65°C to 150°C

NOTES:

1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
3. The package thermal impedance is calculated in accordance with JESD 51-7.

SN74LVTR245
3.3-V ABT OCTAL TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS428A – OCTOBER 1993 – REVISED NOVEMBER 2002

recommended operating conditions

			MIN	MAX	UNIT
V_{CC}	Supply voltage		2.7	3.6	V
V_{IH}	High-level input voltage		2		V
V_{IL}	Low-level input voltage			0.8	V
V_I	Input voltage			5.5	V
I_{OH}	High-level output current	B port		–32	mA
		A port		–12	
I_{OL}	Low-level output current			32	mA
I_{OL}^{\dagger}	Low-level output current			64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	ns/V
T_A	Operating free-air temperature		–40	85	°C

[†] Current duty cycle $\leq 50\%$, $f \geq 1$ kHz



SN74LVTR245

3.3-V ABT OCTAL TRANSCEIVER

WITH 3-STATE OUTPUTS

SCAS428A – OCTOBER 1993 – REVISED NOVEMBER 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V_{IK}	$V_{CC} = 2.7\text{ V}$,	$I_I = -18\text{ mA}$			-1.2	V
V_{OH}	$V_{CC} = \text{MIN to MAX}^\ddagger$,	$I_{OH} = -100\text{ }\mu\text{A}$	$V_{CC}-0.2$			V
	$V_{CC} = 2.7\text{ V}$,	$I_{OH} = -8\text{ mA}$		2.4		
	$V_{CC} = 3\text{ V}$,	$I_{OH} = -32\text{ mA}$		2		
	$V_{CC} = \text{MIN to MAX}^\ddagger$,	$I_{OH} = -100\text{ }\mu\text{A}$	$V_{CC}-0.2$			
	$V_{CC} = 2.7\text{ V}$,	$I_{OH} = -1\text{ mA}$		2.4		
	$V_{CC} = 3\text{ V}$	$I_{OH} = -3\text{ mA}$		2.4		
		$I_{OH} = -12\text{ mA}$		2		
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\text{ }\mu\text{A}$			0.2	V
		$I_{OL} = 24\text{ mA}$			0.5	
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4	
		$I_{OL} = 32\text{ mA}$			0.5	
		$I_{OL} = 64\text{ mA}$			0.55	
I_I	$V_{CC} = 3.6\text{ V}$,	$V_I = V_{CC}\text{ or GND}$	Control pins		± 1	μA
	$V_{CC} = 0\text{ or MAX}^\ddagger$,	$V_I = 5.5\text{ V}$			10	
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$	A or B ports§		20	
		$V_I = V_{CC}$			5	
		$V_I = 0$			-5	
$I_{I(\text{hold})}$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A or B ports		75	μA
		$V_I = 2\text{ V}$			-75	
I_{OZH}	$V_{CC} = 3.6\text{ V}$,	$V_O = 3\text{ V}$			1	μA
I_{OZL}	$V_{CC} = 3.6\text{ V}$,	$V_O = 0.5\text{ V}$			-1	μA
I_{CC}	$V_{CC} = 3.6\text{ V}$ $V_I = V_{CC}\text{ or GND}$	$I_O = 0$,	Outputs high	0.13	0.19	mA
			Outputs low	8.8	12	
			Outputs disabled	0.13	0.19	
ΔI_{CC}^\parallel	$V_{CC} = 3\text{ V to }3.6\text{ V}$,	One input at $V_{CC} - 0.6\text{ V}$,	Other inputs at $V_{CC}\text{ or GND}$		0.2	mA
C_i	$V_I = 3\text{ V or }0$				4	pF
C_{io}	$V_O = 3\text{ V or }0$				10	pF

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at $V_{CC}\text{ or GND}$

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than $V_{CC}\text{ or GND}$.

SN74LVTR245
3.3-V ABT OCTAL TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS428A – OCTOBER 1993 – REVISED NOVEMBER 2002

switching characteristics, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$			$V_{CC} = 2.7 \text{ V}$		UNIT
			MIN	TYP†	MAX	MIN	MAX	
t_{PLH}	A	B	1.1	2.5	4.2	4.7		ns
	B	A	1.4	2.7	4.4	5.3		
t_{PHL}	A	B	1.1	2.6	4.6	5.8		ns
	B	A	1	2.3	4.1	5.1		
t_{PZH}	\overline{OE}	B	1.3	3.1	5.5	6.7		ns
		A	1.6	3.6	6	8.3		
t_{PZL}	\overline{OE}	B	2	3.9	6.6	8		ns
		A	1.8	3.8	6.4	7.6		
t_{PHZ}	\overline{OE}	B	2.7	4.2	6.1	6.7		ns
		A	2.5	4	5.8	6.4		
t_{PLZ}	\overline{OE}	B	2.4	3.7	5.2	5.4		ns
		A	2.4	3.7	5.2	5.3		

† All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^\circ\text{C}$.


SN74LVTR245

3.3-V ABT OCTAL TRANSCEIVER

WITH 3-STATE OUTPUTS

SCAS428A – OCTOBER 1993 – REVISED NOVEMBER 2002

PARAMETER MEASUREMENT INFORMATION




- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

NS (R-PDSO-G**)

14-PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



PINS **	14	16	20	24
DIM				
A MAX	10,50	10,50	12,90	15,30
A MIN	9,90	9,90	12,30	14,70

4040062/C 03/03

- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265