

TOSHIBA POWER MOS FET MODULE SILICON N & P CHANNEL MOS TYPE (L²-π-MOSV 4 IN 1)

MP4212

HIGH POWER HIGH SPEED SWITCHING APPLICATIONS

H-SWITCH DRIVER

- 4 V Gate Drive
- Small Package by Full Molding (SIP 10 Pin)
- High Drain Power Dissipation (4 Devices Operation)
: $P_T = 4 \text{ W}$ ($T_a = 25^\circ\text{C}$)
- Low Drain-Source ON Resistance
: $R_{DS(ON)} = 120 \text{ m}\Omega$ (typ.) (N-ch)
160 mΩ (typ.) (P-ch)
- High Forward Transfer Admittance
: $|Y_{fs}| = 5.0 \text{ S}$ (typ.) (Nch)
4.0 S (typ.) (Pch)
- Low Leakage Current: $I_{GSS} = \pm 10 \mu\text{A}$ (max.) ($V_{GS} = \pm 16 \text{ V}$)
 $I_{DSS} = 100 \mu\text{A}$ (max.) ($V_{DS} = 60 \text{ V}$)
- Enhancement-Mode : $V_{th} = 0.8 \sim 2.0 \text{ V}$ ($V_{DS} = 10 \text{ V}$, $I_D = 1 \text{ mA}$)

MAXIMUM RATINGS ($T_a = 25^\circ\text{C}$)

CHARACTERISTIC		SYMBOL	RATING		UNIT
			Nch	Pch	
Drain-Source Voltage		V _{DSS}	60	−60	V
Drain-Gate Voltage (R _{GS} = 20 kΩ)		V _{DGR}	60	−60	V
Gate-Source Voltage		V _{GSS}	±20	±20	V
Drain Current	DC	I _D	5	−5	A
	Pulse	I _{DP}	20	−20	
Drain Power Dissipation (1 Device Operation, Ta = 25°C)		P _D	2.0		W
Drain Power Dissipation (4 Devices Operation, Ta = 25°C)		P _{DT}	4.0		W
Single Pulse Avalanche Energy*		E _{AS}	129	273	mJ
Avalanche Current		I _{AR}	5	−5	A
Repetitive Avalanche Energy**	1 Device Operation	E _{AR}	0.2		mJ
	4 Devices Operation	E _{ART}	0.4		
Channel Temperature		T _{ch}	150		°C
Storage Temperature Range		T _{stg}	−55~150		°C

Note ;

* Avalanche energy (single pulse) applied condition

Nch : $V_{DD} = 25 \text{ V}$, Starting $T_{ch} = 25^\circ\text{C}$, $L = 7 \text{ mH}$, $R_G = 25 \Omega$, $I_{AR} = 5 \text{ A}$ Pch : $V_{DD} = -25 \text{ V}$, Starting $T_{ch} = 25^\circ\text{C}$, $L = 14.84 \text{ mH}$, $R_G = 25 \Omega$, $I_{AR} = -5 \text{ A}$

** Repetitive rating; Pulse Width Limited by maximum channel temperature.


This transistor is an electrostatic sensitive device. Please handle with caution.

000707EAA2

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.


INDUSTRIAL APPLICATIONS

Unit in mm



Weight : 2.1 g (typ.)


ARRAY CONFIGURATION



THERMAL CHARACTERISTICS

CHARACTERISTIC	SYMBOL	MAX.	UNIT
Thermal Resistance of Channel to Ambient (4 Devices Operation, $T_a = 25^\circ\text{C}$)	$\Sigma R_{th}(\text{ch-a})$	31.2	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes (3.2 mm from Case for $t = 10\text{ s}$)	T_L	260	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_a = 25^\circ\text{C}$) (Nch MOS FET)

CHARACTERISTIC		SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Gate Leakage Current		I _{GSS}	V _{GS} = ±16 V, V _{DS} = 0 V	—	—	±10	μA
Drain Cut-off Current		I _{DSS}	V _{DS} = 60 V, V _{GS} = 0 V	—	—	100	μA
Drain-Source Breakdown Voltage		V _{(BR) DSS}	I _D = 10 mA, V _{GS} = 0 V	60	—	—	V
Gate Threshold Voltage		V _{th}	V _{DS} = 10 V, I _D = 1 mA	0.8	—	2.0	V
Drain-Source ON Resistance		R _{DS (ON)}	V _{GS} = 4 V, I _D = 2.5 A	—	0.21	0.32	Ω
			V _{GS} = 10 V, I _D = 2.5 A	—	0.12	0.16	
Forward Transfer Admittance		Y _{fs}	V _{DS} = 10 V, I _D = 2.5 A	3.0	5.0	—	S
Input Capacitance		C _{iss}	V _{DS} = 10 V, V _{GS} = 0 V, f = 1 MHz	—	370	—	pF
Reverse Transfer Capacitance		C _{rss}		—	60	—	
Output Capacitance		C _{oss}		—	180	—	
Switching Time	Rise Time	t _r		—	18	—	ns
	Turn-on Time	t _{on}		—	25	—	
	Fall Time	t _f		—	55	—	
	Turn-off Time	t _{off}		—	170	—	
Total Gate Charge (Gate-Source Plus Gate-Drain)		Q _g	V _{DD} ≐ 48 V, V _{GS} = 10 V, I _D = 5 A	—	12	—	nC
Gate-Source Charge		Q _{gs}		—	8	—	
Gate-Drain (“Miller”) Charge		Q _{gd}		—	4	—	


SOURCE-DRAIN DIODE RATING AND CHARACTERISTICS ($T_a = 25^\circ\text{C}$)

CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Continuous Drain Reverse Current	I_{DR}	—	—	—	5	A
Pulse Drain Reverse Current	I_{DRP}	—	—	—	20	A
Diode Forward Voltage	V_{DSF}	$I_{DR} = 5\text{ A}, V_{GS} = 0\text{ V}$	—	—	-1.7	V
Reverse Recovery Time	t_{rr}	$I_{DR} = 5\text{ A}, V_{GS} = 0\text{ V}$ $dI_{DR}/dt = 50\text{ A}/\mu\text{s}$	—	70	—	ns
Reverse Recovery Charge	Q_{rr}		—	0.1	—	μC

000707EAA2'

- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.


ELECTRICAL CHARACTERISTICS (Ta = 25°C) (Pch MOS FET)

CHARACTERISTIC		SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Gate Leakage Current		I_{GSS}	$V_{GS} = \pm 16 \text{ V}, V_{DS} = 0 \text{ V}$	—	—	± 10	μA
Drain Cut-off Current		I_{DSS}	$V_{DS} = -60 \text{ V}, V_{GS} = 0 \text{ V}$	—	—	-100	μA
Drain-Source Breakdown Voltage		$V_{(BR) DSS}$	$I_D = -10 \text{ mA}, V_{GS} = 0 \text{ V}$	-60	—	—	V
Gate Threshold Voltage		V_{th}	$V_{DS} = -10 \text{ V}, I_D = -1 \text{ mA}$	-0.8	—	-2.0	V
Drain-Source ON Resistance		$R_{DS(ON)}$	$V_{GS} = -4 \text{ V}, I_D = -2.5 \text{ A}$	—	0.24	0.28	Ω
			$V_{GS} = -10 \text{ V}, I_D = -2.5 \text{ A}$	—	0.16	0.19	
Forward Transfer Admittance		$ Y_{fs} $	$V_{DS} = -10 \text{ V}, I_D = -2.5 \text{ A}$	2.0	4.0	—	S
Input Capacitance		C_{iss}	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V},$ $f = 1 \text{ MHz}$	—	630	—	pF
Reverse Transfer Capacitance		C_{rss}		—	95	—	
Output Capacitance		C_{oss}		—	290	—	
Switching Time	Rise Time	t_r		—	25	—	ns
	Turn-on Time	t_{on}		—	45	—	
	Fall Time	t_f		—	55	—	
	Turn-off Time	t_{off}		—	200	—	
Total Gate Charge (Gate-Source Plus Gate-Drain)		Q_g	$V_{DD} = -48 \text{ V}, V_{GS} = -10 \text{ V},$ $I_D = -5 \text{ A}$	—	22	—	nC
Gate-Source Charge		Q_{gs}		—	16	—	
Gate-Drain ("Miller") Charge		Q_{gd}		—	6	—	







SOURCE-DRAIN DIODE RATING AND CHARACTERISTICS (Ta = 25°C)

	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Continuous Drain Reverse Current	I_{DR}	—	—	—	-5	A
Pulse Drain Reverse Current	I_{DRP}	—	—	—	-20	A
Diode Forward Voltage	V_{DSF}	$I_{DR} = -5 \text{ A}, V_{GS} = 0 \text{ V}$	—	—	1.7	V
Reverse Recovery Time	t_{rr}	$I_{DR} = -5 \text{ A}, V_{GS} = 0 \text{ V}$	—	80	—	ns
Reverse Recovery Charge	Q_{rr}	$dI_{DR}/dt = 50 \text{ A}/\mu\text{s}$	—	0.1	—	μC






MARKING









Nch MOS FET








Nch MOS FET






Pch MOS FET




Pch MOS FET







SAFE OPERATING AREA
(Be applicable to Nch MOS FET)





SAFE OPERATING AREA
(Be applicable to Pch MOS FET)



EAS - T_{ch}
(Be applicable to Nch MOS FET)



EAS - T_{ch}
(Be applicable to Pch MOS FET)




TEST CIRCUIT

TEST WAVE FORM

Peak $I_{AR} = 5 \text{ A}$, $R_G = 25 \Omega$
 $V_{DD} = 25 \text{ V}$, $L = 7 \text{ mH}$

$$E_{AS} = \frac{1}{2} \cdot L \cdot I^2 \cdot \left(\frac{B_{VDSS}}{B_{VDSS} - V_{DD}} \right)$$



TEST CIRCUIT

TEST WAVE FORM

Peak $I_{AR} = -5 \text{ A}$, $R_G = 25 \Omega$
 $V_{DD} = -25 \text{ V}$, $L = 14.84 \text{ mH}$

$$E_{AS} = \frac{1}{2} \cdot L \cdot I^2 \cdot \left(\frac{B_{VDSS}}{B_{VDSS} - V_{DD}} \right)$$