

## TB64-Type 10 Gb/s Lightwave Transponder with 16-Ch. 622 Mb/s MUX/DeMUX and Selectable FEC Rate

---



### Features

- Supports standard OC-192/STM-64 data rate of 9.9532 Gb/s, selectable FEC rate of 10.6642 Gb/s or 10.709 Gb/s, and the Ethernet rate of 10.3125 Gb/s
- Available with uncooled, 1310 nm direct-modulated laser (DML) transmitter and PIN receiver
- Available with optional internal reference clock clean-up circuit for improved jitter performance
- Available for short-reach (up to 12 km), intraoffice-reach (up to 2 km), and very short-reach (up to 600 m) applications
- Differential LVDS data interface
- Automatic transmitter optical power control
- Laser bias monitor output
- Optical transmitter enable input
- Laser degrade alarms
- Laser back-facet monitor output
- Receiver loss-of-power (LOP) analog output
- Loss-of-lock (LOL) alarm
- Selectable MUX reference input clock: 155.52 MHz or 622.08 MHz (scaled when operating at the FEC rate)

- Transponder alarm interrupt
- Provides 10 GHz electrical system diagnostics loopback (scaled when operating at the FEC rate)
- Operating case temperature range: 0 °C to 65 °C<sup>1</sup>
- Compact size: 3.6 in. x 2.6 in. x 0.53 in.
- Fully compatible with 300-pin, 10 Gb/s transponder MSA
- Pigtailed low-profile package with choice of industry-standard connectors

### Applications

- Telecommunications:
  - Inter- and intraoffice SONET/SDH
  - Metropolitan area networks
  - Subscriber loop
- High-speed data communications

### Description

The TB64-type transponder is a bidirectional module designed to provide a SONET or SDH compliant electro-optical interface between the SONET/SDH photonic physical layer and the electrical section layer. The module contains a 10 Gb/s optical transmitter and a 10 Gb/s optical receiver in the same physical package along with the electronics necessary to multiplex and demultiplex sixteen 622 Mb/s electrical channels. Clock synthesis and clock recovery circuits are also included within the module. The module also supports 10 GbE Ethernet rate of 10.3 Gb/s and FEC rate of 10.6642 Gb/s or 10.7092 Gb/s, and all input and output clock and data rates are scaled when operating at the FEC rate.

1. Note that this device meets NEBS GR63 requirements of operation at 70 °C for 14 days (max) per year, or 96 hours of continuous operation.

## Table of Contents

<b>Contents</b>	<b>Page</b>	<b>Tables</b>	<b>Page</b>
Features .....	1	Table 7. TB64-Type Transponder Pin-Map Definitions .....	13
Applications .....	1	Table 8. Receiver Electrical I/O Characteristics .....	23
Description .....	1	Table 9. Transmitter Electrical I/O Characteristics .....	24
Absolute Maximum Ratings .....	3	Table 10. OC-192/STM-64 Transmitter Optical Characteristics .....	26
Block Diagram .....	4	Table 11. OC-192/STM-64 Receiver Optical Characteristics .....	26
Pin Information .....	5	Table 12. Power Supply Characteristics .....	26
Transmitter Input/Output Pin Descriptions .....	5	Table 13. TB64 Transponder Receiver Timing Characteristics .....	27
Receiver Input/Output Pin Descriptions .....	8	Table 14. TB64 Transponder Transmitter Timing Characteristics .....	28
Transponder Pin Map .....	10	Table 15. Regulatory and Voluntary Compliance .....	32
Truth Tables .....	11	Table 16. Ordering Information .....	34
Pin-Map Definitions .....	13		
Electrical/Optical Characteristics .....	23		
Functional Description .....	27		
Receiver .....	27		
Transmitter .....	28		
Transponder Interfacing .....	29		
Receiver Interface Board Layout .....	29		
Transmitter Interface Board Layout .....	30		
Transponder Grounding .....	31		
Qualification and Reliability .....	31		
Electrostatic Discharge .....	32		
Regulatory and Voluntary Compliance .....	32		
Outline Diagram .....	33		
Ordering Information .....	34		
		<b>Figures</b>	<b>Page</b>
		Figure 1. TB64-Type Transponder Block Diagram .....	4
		Figure 2. Transmitter Block Diagram .....	5
		Figure 3. Receiver Block Diagram .....	8
		Figure 4. TB64-Type Transponder Receiver Timing Characteristics .....	27
		Figure 5. TB64-Type Transponder Transmitter Timing Characteristics .....	28
		Figure 6. TB64-Type Receiver Interface Board Layout .....	29
		Figure 7. TB64-Type Transmitter Interface Board Layout .....	30
		Figure 8. Recommended Grounding Scheme .....	31
		Figure 9. Mechanical Dimensions .....	33
		<b>Conventions</b>	
		All signals referenced in <i>italics</i> are for future use.	
<b>Tables</b>	<b>Page</b>		
Table 1. Absolute Maximum Ratings .....	3		
Table 2. TB64-Type Transponder, Transmitter Input/Output Pin Descriptions .....	5		
Table 3. TB64-Type Transponder, Receiver Input/Output Pin Descriptions .....	8		
Table 4. Transponder Pin Map .....	10		
Table 5. TB64-Type Transponder Truth Table (Transmitter) .....	11		
Table 6. TB64-Type Transponder Truth Table (Receiver) .....	12		

## Description (continued)

Figure 1 shows a simplified block diagram of the TB64-type transponder.

In the transmitting direction, the transceiver module multiplexes sixteen 622.08 Mb/s differential LVDS compatible electrical data signals into an optical signal at 9.95328 Gb/s for launching into optical fiber. The optical transmitter is available with an uncooled, direct-modulated 1310 nm laser for up to 12 km, short-reach applications. The TB64-type transponder is thereby ideally suited for short-reach applications of up to 12 km (SR-1), intraoffice-reach of up to 2 km (I-64.I), and very short-reach of up to 600 m (VSR). An optional reference clock cleanup circuit within the TB64 provides improved jitter performance. The optical output

signal is SONET and ITU compliant for OC-192/STM-64 applications as shown in Table 10 on page 26.

In the receiving direction, the transceiver module receives a 9.95328 Gb/s optical signal and converts it to an electrical signal, extracts a clock signal, and then demultiplexes the data into sixteen 622 Mb/s differential LVDS compatible data signals. The receiver operates over the wavelength range of 1.1  $\mu\text{m}$  to 1.6  $\mu\text{m}$ , and is fully compliant to SONET/SDH OC-192/STM-64 physical layer specifications as shown in Table 11 on page 26.

Note that all signals referenced in *italics* in this document are for future use.

## Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect reliability.


**Table 1. Absolute Maximum Ratings**

Parameter	Symbol	Min	Max	Unit
Operating Case Temperature Range	T <sub>C</sub>	0	65 <sup>1</sup>	°C
Storage Case Temperature Range	T <sub>S</sub>	−40	85	°C
−5.2 V Supply Voltage	V <sub>EE</sub>	0.5	−5.5	V
3.3 V Supply Voltage	V <sub>DD</sub>	−0.5	3.6	V
5.0 V Supply Voltage	V <sub>CC</sub>	−0.5	5.5	V
Voltage on Any LVDS Pin	—	0	V <sub>CC</sub>	—
High-speed LVDS Output Source Current	—	—	50	mA
Static Discharge Voltage <sup>2</sup>	ESD	—	500	V
Relative Humidity (noncondensing)	RH	—	85	%
Receiver Maximum Input Power PIN Diode	P <sub>IN</sub>	—	8.0	dBm
Minimum Fiber Bend Radius	—	1.25 (31.8)	—	in. (mm)

1. Note that this device meets NEBS GR63 requirements of operation at 70 °C for 14 days (Max) per year, or 96 hours of continuous operation.

2. Human-body target model is 500 V.

## Block Diagram



1-1296 (F).a

**Figure 1. TB64-Type Transponder Block Diagram**

## Pin Information




Figure 2. Transmitter Block Diagram

1-1297F.a

## Transmitter Input/Output Pin Descriptions

Table 2. TB64-Type Transponder, Transmitter Input/Output Pin Descriptions

Pin Name	Pin Description
LsENABLE	<b>Laser Enable Input.</b> A logic low on this input pin enables the transmitter's laser. A logic high disables the laser so there is no optical output.
LsBIASMON	<b>Laser Bias Monitor Voltage (Analog).</b> Provides a measure of the laser's dc bias current as well as an indication of the health of the laser in the transmitter. This output power changes at the rate of 20 mV/mA of bias current to the laser. All of the monitoring voltage is defined with respect to GND.
LsBIASALM	<b>Laser Bias Alarm.</b> This alarm will go active-low when the bias current to the laser increases by 50% from its beginning-of-life (BOL) value.

## Pin Information (continued)

### Transmitter Input/Output Pin Descriptions (continued)

**Table 2. TB64-Type Transponder, Transmitter Input/Output Pin Descriptions (continued)**

Pin Name	Pin Description
LsPOWMON	<b>Normalized Laser Power Monitor Voltage (Analog).</b> Provides an indication of the optical output power level from the transmitter laser. LsPOWMON amplifier gain is normalized to 500 mV for the nominal transmitter optical output power. If the optical power decreases by 3 dB from the beginning of life (BOL), this output will drop to approximately 250 mV. Back-facet monitor transfer function varies from module to module, and as long as the automatic power control loop is working, the laser output power remains constant. LsPOWMON is not an alarm signal but rather a performance-monitoring feature. The user can measure the transmitter aging by summarizing the laser bias variation, temperature changes, and output power at the same time.
TxDIN[15:0]P/N	<b>16-bit Differential LVDS Parallel Data Input.</b> TxDIN15P/N is the most significant bit of the input word and is the first bit serialized. TxDIN0P/N is the least significant bit of the input word and is the last bit serialized. TxDIN[15:0]P/N is sampled on the rising edge of TxPICKL (when TxPICKLSEL = 0) or on the rising and falling edge of TxPICKL (when TxPICKLSEL = 1). Note that this data will scale when operating at the FEC rate. Internally biased and terminated.
TxFIFOERR	<b>Transmit FIFO Data Storage Overflow.</b> Indicates active-low when an overflow has occurred in the parallel data storage element. Operationally, when TxFIFOERR occurs, the transponder automatically recenters the pointers in the parallel data storage element for fastest FIFO overrun recovery.
TxREFCLKP/N	<b>622.08 MHz or 155.52 MHz Input Reference Clock.</b> This input is used as the reference for the internal clock frequency synthesizer inside the MUX that generates the 9.9538 GHz bit-rate clock used to shift data out of the parallel-to-serial converter. Note that this clock frequency must scale when operating at the FEC rate. Internally ac coupled and biased.
TxREFSEL	<b>Transmitter Reference Select.</b> Used for selection of the TxREFCLK frequency. Logic 0 is for 155 MHz, logic 1 or no connection for 622 MHz.
TxPCLKP/N	<b>Transmitter Parallel Clock.</b> A 622.08 MHz differential output reference parallel clock. It is normally used to coordinate transfers between customer board logic and the MUX device. Note that this clock will scale when operating at the FEC rate.
TxPHASADJ[1:0]	<b>Transmitter Phase Adjust.</b> Adjusts phase of TxPCLKP/N clock in 90° steps.
TxLOCKERR	<b>Lock Detect/Phase Error (Active-Low).</b> It goes low when MUX PLL has not locked to the TxREFCLK.
TxMCLKP/N	<b>Transmitter 155 MHz Clock Output from the Clock Synthesizer of the MUX.</b> This output can be connected to the reference clock input of the deMUX chip, thereby eliminating the need for a separate RxREFCLK VCO on the customer board. Note that this clock will scale when operating at the FEC rate.
TxPICKLP/N	<b>Differential LVDS Compatible Parallel Input Clock.</b> A 622.08 MHz nominally 50% duty cycle input clock, to which TxDIN[15:0]P/N is aligned. TxPICKL is used to transfer the data on the 16 TxDIN inputs into the holding register in the parallel-to-serial converter. Note that this clock will scale when operating at the FEC rate. Internally biased and terminated.
TxPICKLSEL	<b>TxPICKL Clock Select.</b> Used to select between the 622.08 MHz or 311.04 MHz dual-edge clock options of the TxPICKLP/N. Logic 0 is for 622.08 MHz, and logic 1 is for 311.04 MHz.

## Pin Information (continued)

### Transmitter Input/Output Pin Descriptions (continued)

Table 2. TB64-Type Transponder, Transmitter Input/Output Pin Descriptions (continued)

Pin Name	Pin Description
TxRESET	<b>MUX Master Reset.</b> Reset input for the device. Reset must be held active-low for a minimum of 6.4 ns. During a reset, the true data outputs are in the logic low state. For normal power sequencing on power-up, no reset is required.
ALMINT	<b>Alarm Interrupt (Active-Low).</b> Combined logic level (OR) output of RxPOWALM, RxSIGALM, RxLOCKERR, LsBIASALM, and TxLOCKERR. The signal is an open drain-type LVTTTL output.
TxRATESEL[1:0]	<p><b>Transmitter Rate Select, FEC Rate Select (Active-Low).</b> Selects the normal OC-192/STM-64 rate of 9.9532 GHz, 10 GbE Ethernet rate of 10.3 Gb/s or the FEC rate of 10.6642 GHz:</p> <p>x, 0 = FEC rate of 10.6642 Gb/s/10.709 Gb/s, selected with TxREFCLK  x, 1 = OC-192/STM-64 rate of 9.9532 Gb/s or 10GbE rate of 10.312 Gb/s, selected with TxREFCLK</p> <p>where x is either 0 or 1.</p> <p>Note that all input and output clock and data rates are scaled appropriately when operating at the FEC rate.</p>
TxFIFORES TxLOOPENB TxSKEWSEL[1:0]	<i>Pins reserved in MSA. Functions not implemented.</i>

The diagram illustrates the RX channel architecture of the AD9467. It shows the signal path from the transmitter through an OC-192/STM-optical receiver, a sampler circuit, and various dividers to the output register and back to the transmitter. Key components include the 1:16 demultiplexer, output register, and data phase/frequency detection block. Inputs include RxMUTE DOUT, RxLOOPBACKDATA (ELECTRICAL), and various control signals like RxPOWLMON, RxSIGMON, and RxLOCKERR. Outputs include RxMUTEPOCLK, RxMCLKSEL, RxMCLKP/N, RxMUTEMCLK, RxREFCLKP/N, and RxREFSEL.

1-1282 (F).a

### Table 3. TB64-Type Transponder, Receiver Input/Output Pin Descriptions

Pin Name	Pin Description
RxLOCKERR	<b>Clock Recovery Error Indicator (Active-Low).</b> Indicates when the internal clock recovery has not locked onto the incoming data stream. RxLOCKERR is an asynchronous output.
RxREFCLKP/N	<b>Differential ac-Coupled Reference Clock Input at 155.52 MHz or 622 MHz.</b> The PLL inside the deMUX will lock onto this reference in absence of optical serial input data. Note that this clock frequency must scale to the appropriate reference rate when not operating at the standard OC-192 SONET/SDH rate. Internally ac coupled and biased.
RxREFSEL	<b>RxREFCLK Frequency Selector.</b> Logic 0 for 155 MHz (divide by 64) and logic 1 or no connections for 622 MHz (divide by 16).
RxDOUT[15:0]P/N	<b>16-bit Differential LVDS Parallel Output Data Bus.</b> DOUT[15:0] is the 622 Mb/s 16-bit output word. DOUT15P/N is the most significant bit of the received word and is the first bit received. DOUT0P/N is the least significant bit of the received word and is the last bit received. Note that this clock frequency must scale to the appropriate reference rate when not operating at the standard OC-192 SONET/SDH rate. Internally ac coupled and biased.
RxPOCLKP/N	<b>Recovered Differential LVDS Parallel Output Clock of 622 MHz (Nominally 50% Duty Cycle).</b> This clock is recovered from the incoming optical signal and is aligned to the DOUT[15:0] output data. When RxPOCLKP/N is not locked to the incoming data signal, RxLOCKERR will be forced low. Pins are active but forced to differential logic low when RxMUTE DOUT = 0. Note that this clock frequency must scale to the appropriate reference rate when not operating at the standard OC-192 SONET/SDH rate. Internally ac coupled and biased.
RxMUTEPOCLK	Disables the output clock of 622 MHz.
RxPOWMON	<b>Input Power Monitor Voltage (Analog).</b> Provides a relative measure of the average input optical (ac + dc) power to the receiver. This signal is referenced to ground. Output voltage to input optical transfer function is 1.0 V/mW.



## Pin Information (continued)

### Receiver Input/Output Pin Descriptions (continued)

Table 3. TB64-Type Transponder, Receiver Input/Output Pin Descriptions

Pin Name	Pin Description
RxPOWALM	<b>Receive Power Alarm.</b> This alarm goes active low when the received average optical power drops below a threshold level. When the input power increases above the threshold level by 1dB (i.e. hysteresis is 1dB), the alarm is cleared.
RxRATESEL[1:0]	<b>Receiver Rate Select (Active-Low).</b> Selects the normal OC-192/STM-64 rate, 10 GbE rate, or FEC rate:  x, 0 = FEC rate of 10.6642/10.709 Gb/s, selected with TxREFCLK x, 1 = OC-192/STM-64 rate of 9.9532 Gb/s or 10GbE rate of 10.312 Gb/s, selected with TxREFCLK  where x is either 0 or 1.  Note that all input and output clock and data rates are scaled appropriately when operating at the FEC rate.
RxMCLKP/N	<b>Receiver 155 MHz or 622 MHz Output Clock.</b>
RxMUTEMCLK	When RxMUTEMCLK is 0, it mutes RxMCLK. Normal operation, when RxMUTEMCLK is 1.
RxMCLKSEL	When 0, RxMCLKSEL selects the RxMCLK frequency of 155 MHz. When 1, RxMCLKSEL selects the RxMCLK frequency of 622 MHz.
RxRESET	Active-low. Resets all synchronous logic. During a reset, the data outputs are in the logic low state. Reset must be held active-low for a minimum of 6.4 ns while the internal oscillator is active: 0 = reset 1 or no connection = normal operation
RxDLOOPENB	<b>Diagnostic Loopback Enable (Active-Low).</b> Enables diagnostic loopback (10 Gb/s MUX to 10 Gb/s deMUX).
RxMUTEDOUT	<b>Receiver Mute DOUT (Active-Low).</b> When RxMUTEDOUT is active, it forces all deMUX output data RxDout[15:0]P/N to a logic low level. When RxMUTEDOUT is inactive, data to the deMUX will be processed normally.  0 = deMUX output muted. 1 or no connection = normal operation.
I <sup>2</sup> CCLOCK I <sup>2</sup> CDATA RxSIGMON RxSIGALM RxLCKREF RxTRACE	<i>Pins reserved in MSA. Functions not implemented.</i>

**Pin Information** (continued)

**Transponder Pin Map**

**Table 4. Transponder Pin Map**

Receiver Section										
K		J	H	G	F	E	D	C	B	A
1	5.0 V Analog	RxTRACE	Frame GND	RxDout12P	1.8 V Digital	RxDout8P	Digital GND	RxDout4P	Digital GND	RxDout0P
2	5.0 V Analog	FFU	Frame GND	RxDout12N	1.8 V Digital	RxDout8N	Digital GND	RxDout4N	Digital GND	RxDout0N
3	RxRATESEL0	RxRATESEL1	FFU	Digital GND	RxPOWMON	Digital GND	FFU	Digital GND	FFU	Digital GND
4	3.3 V Analog	NUC	Frame GND	RxDOUT13P	3.3 V Digital	RxDout9P	Digital GND	RxDout5P	Digital GND	RxDout1P
5	3.3 V Analog	NUC	Frame GND	RxDOUT13N	3.3 V Digital	RxDout9N	Digital GND	RxDout5N	Digital GND	RxDout1N
6	RxRESET	NUC	RxDLOOPENB	Digital GND	RxPOWALM	Digital GND	FFU	Digital GND	RxMUTEDout	Digital GND
7	FFU	FFU	Analog GND	RxDout14P	3.3 V Digital	RxDout10P	Digital GND	RxDout6P	Digital GND	RxDout2P
8	FFU	FFU	Analog GND	RxDout14N	3.3 V Digital	RxDout10N	Digital GND	RxDout6N	Digital GND	RxDout2N
9	RxMUTEPOCLK	NUC	FFU	Digital GND	RxSIGMON	Digital GND	FFU	Digital GND	RxLCKREF	Digital GND
10	−5.2 V Analog	FFU	Analog GND	RxDout15P	−5.2 V Digital	RxDout11P	Digital GND	RxDout7P	Digital GND	RxDout3P
11	−5.2 V Analog	FFU	Analog GND	RxDout15N	−5.2 V Digital	RxDout11N	Digital GND	RxDout7N	Digital GND	RxDout3N
12	RxMUTEMCLK	NUC	FFU	Digital GND	RxSIGALM	Digital GND	FFU	Digital GND	RxMCLKSEL	Digital GND
13	−5.2 V Analog	FFU	Analog GND	FFU	−5.2 V Digital	RxPOCLKP	Digital GND	RxMCLKP	Digital GND	RxREFCLKP
14	−5.2 V Analog	RxALMINT	Analog GND	FFU	−5.2 V Digital	RxPOCLKN	Digital GND	RxMCLKN	Digital GND	RxREFCLKN
15	I <sup>2</sup> CCLOCK	NUC	ALMINT	Digital GND	RxREFSEL	Digital GND	FFU	Digital GND	RxLOCKERR	Digital GND
Transmitter Section										
K		J	H	G	F	E	D	C	B	A
16	5.0 V Analog	TxALMINT	Analog GND	TxDin12P	1.8 V Digital	TxDin8P	Digital GND	TxDin4P	Digital GND	TxDin0P
17	5.0 V Analog	FFU	Analog GND	TxDin12N	1.8 V Digital	TxDin8N	Digital GND	TxDin4N	Digital GND	TxDin0N
18	I <sup>2</sup> C DATA	NUC	LsTUNE0*	Digital GND	LsBIASMON	Digital GND	LsPOWMON	Digital GND	TxSKEWSEL0	Digital GND
19	3.3 V Analog	FFU	Analog GND	TxDin13P	3.3 V Digital	TxDin9P	Digital GND	TxDin5P	Digital GND	TxDin1P
20	3.3 V Analog	FFU	Analog GND	TxDin13N	3.3 V Digital	TxDin9N	Digital GND	TxDin5N	Digital GND	TxDin1N
21	TxRATESEL0	TxRATESEL1	LsTUNE1*	Digital GND	LsENABLE	Digital GND	LsTEMPMON*	Digital GND	TxSKEWSEL1	Digital GND
22	3.3 V Analog	FFU	Analog GND	TxDin14P	3.3 V Digital	TxDin10P	Digital GND	TxDin6P	Digital GND	TxDin2P
23	3.3 V Analog	FFU	Analog GND	TxDin14N	3.3 V Digital	TxDin10N	Digital GND	TxDin6N	Digital GND	TxDin2N
24	TxRESET	NUC	LsTUNE2*	Digital GND	LsBIASALM	Digital GND	TxPHSADJ0	Digital GND	LsTWEAK*	Digital GND
25	−5.2 V Analog	NUC	Frame GND	TxDin15P	−5.2 V Digital	TxDin11P	Digital GND	TxDin7P	Digital GND	TxDin3P
26	−5.2 V Analog	NUC	Frame GND	TxDin15N	−5.2 V Digital	TxDin11N	Digital GND	TxDin7N	Digital GND	TxDin3N
27	TxFIFORES	NUC	TxLLOOPENB	Digital GND	LsTEMPALM*	Digital GND	TxPHSADJ1	Digital GND	TxPICKLSEL	Digital GND
28	−5.2 V Analog	FFU	Frame GND	TxPICKLP	−5.2 V Digital	TxPCLKP	Digital GND	TxMCLKP	Digital GND	TxREFCLKP
29	−5.2 V Analog	TxTRACE	Frame GND	TxPICKLN	−5.2 V Digital	TxPCLKN	Digital GND	TxMCLKN	Digital GND	TxREFCLKN
30	TxFIFOERR	NUC	TxLINETIMSEL	Digital GND	TxREFSEL	Digital GND	FFU	Digital GND	TxLOCKERR	Digital GND

\* This feature is only available on lasers using thermoelectric coolers. For uncooled transponders, the associated pin is considered NUC.

Receiver Section		Transmitter Section		Other
	Rx power and GND supplies		Tx power and GND supplies	NUC: no user connection
	Rx dc signals		Tx dc signals	FFU: reserved for future use
	622 Mb/s differential signals (transmitter and receiver sections)			<i>Italics</i> : future feature (not immediately available)

## Pin Information (continued)

### Truth Tables

Table 5. TB64-Type Transponder Pin-Map Truth Table (Transmitter)

Pin Name and Pin Configuration		Description
LsENABLE 0 1		Normal Operation. Laser Disabled.
LsBIASALM 0 1		Laser Bias Alarm Active. Normal Operation.
TxREFSEL 0 1		Selects a TxREFCLK Frequency of 155 MHz. Selects a TxREFCLK Frequency of 622 MHz.
TxPICKSEL <sup>1</sup> 0 1		Selects the TxPICK Frequency of 622 MHz. Selects the TxPICK Frequency of 311 MHz.
TxLOCKERR 0 1		Indicates Loss of PLL Lock. Normal Operation.
TxRESET 0 1		Asynchronous MUX System Reset. Normal Operation.
TxFIFOERR 0 1		Indicates a MUX FIFO Error. Normal Operation.
ALMINT 0 1		Indicates an Alarm. Normal Operation.
TxRATESEL1 0 or 1 0 or 1	TxRATESEL0 0 1	FEC rate of 10.6642 Gb/s or 10.7092 Gb/s. OC-192/STM-64 rate of 9.9532 GHz or 10GbE rate of 10.3125 Gb/s.
TxPHSADJ1 0 0 1 1	TxPHSADJ0 0 1 0 1	Adjusts the Phase of the TxPLCK by 0°. Adjusts the Phase of the TxPLCK by 90°. Adjusts the Phase of the TxPLCK by 180°. Adjusts the Phase of the TxPLCK by 270°.

1. TxPICK frequency of 622 MHz is the MSA standard. The TxPICK function should be tied to ground when not used.

**Pin Information** (continued)

**Truth Tables** (continued)

**Table 6. TB64-Type Transponder Pin-Map Truth Table (Receiver)**

Pin Name and Pin Configuration		Description
RxRESET 0 1		Asynchronous DeMUX System Reset. Normal Operation.
RxMUTEPOCLK 0 1		Mutes the RxPOCLK. Normal Operations.
RxMUTEMCLK 0 1		Mutes the RxMCLK. Normal Operations.
RxDLOOPENB 0 1		Enables Diagnostic Loopback (10 Gb/s MUX to 10 Gb/s DeMUX). Normal Operation.
RxMUTEDOUT 0 1		Mutes the RxDOOUT[15:0]. Normal Operation.
RxLCKREF 0 1		RxPOCLK Locks to RxREFCLK. Normal Operation.
RxMCLKSEL 0 1		Selects the RxMCLK Frequency of 155 MHz. Selects the RxMCLK Frequency of 622 MHz.
RxLOCKERR 0 1		Indicates Loss of PLL Lock. Normal Operation.
RxPOWALM 0 1		Indicates Alarm Active. Normal Operation.
RxSIGALM 0 1		Indicates Alarm Active. Normal Operation.
RxREFSEL 0 1		Selects an RxREFCLK Frequency of 155 MHz. Selects an RxREFCLK Frequency of 622 MHz.
RxRATESEL1 0 or 1 0 or 1	RxRATESEL0 0 1	FEC rate of 10.6642 Gb/s or 10.7092 Gb/s. OC-192/STM-64 rate of 9.9532 GHz or 10GbE rate of 10.3125 Gb/s.

## Pin Information (continued)

### Pin-Map Definitions

Table 7. TB64-Type Transponder Pin-Map Definitions

Pin #	Pin Name	I/O	Logic	Description
A1	RxDOUT0P	O	LVDS	Receiver 622 Mb/s Data Output.
A2	RxDOUT0N	O	LVDS	Receiver 622 Mb/s Data Output.
A3	Digital GND	I	Supply	Receiver Digital Ground.
A4	RxDOUT1P	O	LVDS	Receiver 622 Mb/s Data Output.
A5	RxDOUT1N	O	LVDS	Receiver 622 Mb/s Data Output.
A6	Digital GND	I	Supply	Receiver Digital Ground.
A7	RxDOUT2P	O	LVDS	Receiver 622 Mb/s Data Output.
A8	RxDOUT2N	O	LVDS	Receiver 622 Mb/s Data Output.
A9	Digital GND	I	Supply	Receiver Digital Ground.
A10	RxDOUT3P	O	LVDS	Receiver 622 Mb/s Data Output.
A11	RxDOUT3N	O	LVDS	Receiver 622 Mb/s Data Output.
A12	Digital GND	I	Supply	Receiver Digital Ground.
A13	RxREFCLKP	I	LVDS or LVPECL	Receiver Reference Clock.
A14	RxREFCLKN	I	LVDS or LVPECL	Receiver Reference Clock.
A15	Digital GND	I	Supply	Receiver Digital Ground.
A16	TxDIN0P	I	LVDS	Transmitter 622 Mb/s Data Input.
A17	TxDIN0N	I	LVDS	Transmitter 622 Mb/s Data Input.
A18	Digital GND	I	Supply	Transmitter Digital Ground.
A19	TxDIN1P	I	LVDS	Transmitter 622 Mb/s Data Input.
A20	TxDIN1N	I	LVDS	Transmitter 622 Mb/s Data Input.
A21	Digital GND	I	Supply	Transmitter Digital Ground.
A22	TxDIN2P	I	LVDS	Transmitter 622 Mb/s Data Input.
A23	TxDIN2N	I	LVDS	Transmitter 622 Mb/s Data Input.
A24	Digital GND	I	Supply	Transmitter Digital Ground.
A25	TxDIN3P	I	LVDS	Transmitter 622 Mb/s Data Input.
A26	TxDIN3N	I	LVDS	Transmitter 622 Mb/s Data Input.
A27	Digital GND	I	Supply	Transmitter Digital Ground.
A28	TxREFCLKP	I	LVDS or LVPECL	Transmitter Reference Clock.
A29	TxREFCLKN	I	LVDS or LVPECL	Transmitter Reference Clock.
A30	Digital GND	I	Supply	Transmitter Digital Ground.

Receiver Section		Transmitter Section		Other
	Rx power and GND supplies		Tx power and GND supplies	NUC: no user connection
	Rx dc signals		Tx dc signals	FFU: reserved for future use
	622 Mb/s differential signals (transmitter and receiver sections)			<i>Italics</i> : future feature (not immediately available)

**Pin Information** (continued)

**Pin-Map Definitions** (continued)

**Table 7. TB64-Type Transponder Pin-Map Definitions** (continued)

Pin #	Pin Name	I/O	Logic	Description
B1	Digital GND	I	Supply	Receiver Digital Ground.
B2	Digital GND	I	Supply	Receiver Digital Ground.
B3	FFU	—	—	Reserved for Future Use.
B4	Digital GND	I	Supply	Receiver Digital Ground.
B5	Digital GND	I	Supply	Receiver Digital Ground.
B6	RxMUTEDout	I	LVTTL	Mutes the Data Outputs of the DeMUX.
B7	Digital GND	I	Supply	Receiver Digital Ground.
B8	Digital GND	I	Supply	Receiver Digital Ground.
B9	RxLCKREF	I	LVTTL	Locks RxPOCLK to RxREFCLK.
B10	Digital GND	I	Supply	Receiver Digital Ground.
B11	Digital GND	I	Supply	Receiver Digital Ground.
B12	RxMCLKSEL	I	LVTTL	Selects Speed of Output RxMCLK.
B13	Digital GND	I	Supply	Receiver Digital Ground.
B14	Digital GND	I	Supply	Receiver Digital Ground.
B15	RxLOCKERR	O	LVTTL	Loss of Lock of RxPOCLK (active-low).
B16	Digital GND	I	Supply	Transmitter Digital Ground.
B17	Digital GND	I	Supply	Transmitter Digital Ground.
B18	TxSKEWSEL0	I	LVTTL	Adjusts Skew of TxPICKL (LSB).
B19	Digital GND	I	Supply	Transmitter Digital Ground.
B20	Digital GND	I	Supply	Transmitter Digital Ground.
B21	TxSKEWSEL1	I	LVTTL	Adjusts Skew of TxPICKL (MSB).
B22	Digital GND	I	Supply	Transmitter Digital Ground.
B23	Digital GND	I	Supply	Transmitter Digital Ground.
B24	LsTWEAK	I	Analog	Laser Fine Tuning of DWDM Wavelength.
B25	Digital GND	I	Supply	Transmitter Digital Ground.
B26	Digital GND	I	Supply	Transmitter Digital Ground.
B27	TxPICKLSEL	I	LVTTL	Selects Speed of Input TxPICKL.
B28	Digital GND	I	Supply	Transmitter Digital Ground.
B29	Digital GND	I	Supply	Transmitter Digital Ground.
B30	TxLOCKERR	O	LVTTL	Indicates Loss of TxPLL Lock.

Receiver Section		Transmitter Section		Other
	Rx power and GND supplies		Tx power and GND supplies	NUC: no user connection
	Rx dc signals		Tx dc signals	FFU: reserved for future use
	622 Mb/s differential signals (transmitter and receiver sections)			<i>Italics</i> : future feature (not immediately available)

## Pin Information (continued)

## Pin-Map Definitions (continued)

Table 7. TB64-Type Transponder Pin-Map Definitions (continued)

Pin #	Pin Name	I/O	Logic	Description
C1	RxDOUT4P	O	LVDS	Receiver 622 Mb/s Data Output.
C2	RxDOUT4N	O	LVDS	Receiver 622 Mb/s Data Output.
C3	Digital GND	I	Supply	Receiver Digital Ground.
C4	RxDOUT5P	O	LVDS	Receiver 622 Mb/s Data Output.
C5	RxDOUT5N	O	LVDS	Receiver 622 Mb/s Data Output.
C6	Digital GND	I	Supply	Receiver Digital Ground.
C7	RxDOUT6P	O	LVDS	Receiver 622 Mb/s Data Output.
C8	RxDOUT6N	O	LVDS	Receiver 622 Mb/s Data Output.
C9	Digital GND	I	Supply	Receiver Digital Ground.
C10	RxDOUT7P	O	LVDS	Receiver 622 Mb/s Data Output.
C11	RxDOUT7N	O	LVDS	Receiver 622 Mb/s Data Output.
C12	Digital GND	I	Supply	Receiver Digital Ground.
C13	RxMCLKP	O	LVDS	VCO-Derived Output Rx Clock.
C14	RxMCLKN	O	LVDS	VCO-Derived Output Rx Clock.
C15	Digital GND	I	Supply	Receiver Digital Ground.
C16	TxDIN4P	I	LVDS	Transmitter 622 Mb/s Data Input.
C17	TxDIN4N	I	LVDS	Transmitter 622 Mb/s Data Input.
C18	Digital GND	I	Supply	Transmitter Digital Ground.
C19	TxDIN5P	I	LVDS	Transmitter 622 Mb/s Data Input.
C20	TxDIN5N	I	LVDS	Transmitter 622 Mb/s Data Input.
C21	Digital GND	I	Supply	Transmitter Digital Ground.
C22	TxDIN6P	I	LVDS	Transmitter 622 Mb/s Data Input.
C23	TxDIN6N	I	LVDS	Transmitter 622 Mb/s Data Input.
C24	Digital GND	I	Supply	Transmitter Digital Ground.
C25	TxDIN7P	I	LVDS	Transmitter 622 Mb/s Data Input.
C26	TxDIN7N	I	LVDS	Transmitter 622 Mb/s Data Input.
C27	Digital GND	I	Supply	Transmitter Digital Ground.
C28	TxMCLKP	O	LVDS	VCO-Derived Output Tx Clock.
C29	TxMCLKN	O	LVDS	VCO-Derived Output Tx Clock.
C30	Digital GND	I	Supply	Transmitter Digital Ground.

Receiver Section		Transmitter Section		Other
	Rx power and GND supplies		Tx power and GND supplies	NUC: no user connection
	Rx dc signals		Tx dc signals	FFU: reserved for future use
	622 Mb/s differential signals (transmitter and receiver sections)			<i>Italics</i> : future feature (not immediately available)

**Pin Information** (continued)

**Pin-Map Definitions** (continued)

**Table 7. TB64-Type Transponder Pin-Map Definitions** (continued)

Pin #	Pin Name	I/O	Logic	Description
D1	Digital GND	I	Supply	Receiver Digital Ground.
D2	Digital GND	I	Supply	Receiver Digital Ground.
D3	FFU	—	—	Reserved for Future Use.
D4	Digital GND	I	Supply	Receiver Digital Ground.
D5	Digital GND	I	Supply	Receiver Digital Ground.
D6	FFU	—	—	Reserved for Future Use.
D7	Digital GND	I	Supply	Receiver Digital Ground.
D8	Digital GND	I	Supply	Receiver Digital Ground.
D9	FFU	—	—	Reserved for Future Use.
D10	Digital GND	I	Supply	Receiver Digital Ground.
D11	Digital GND	I	Supply	Receiver Digital Ground.
D12	FFU	—	—	Reserved for Future Use.
D13	Digital GND	I	Supply	Receiver Digital Ground.
D14	Digital GND	I	Supply	Receiver Digital Ground.
D15	FFU	—	—	Reserved for Future Use.
D16	Digital GND	I	Supply	Transmitter Digital Ground.
D17	Digital GND	I	Supply	Transmitter Digital Ground.
D18	LsPOWMON	O	Analog	Laser Output Power Monitor.
D19	Digital GND	I	Supply	Transmitter Digital Ground.
D20	Digital GND	I	Supply	Transmitter Digital Ground.
D21	LsTEMPMON	O	Analog	Laser Temperature Monitor.
D22	Digital GND	I	Supply	Transmitter Digital Ground.
D23	Digital GND	I	Supply	Transmitter Digital Ground.
D24	TxPHSADJ0	I	LVTTL	Adjusts Phase of TxPCLK (LSB).
D25	Digital GND	I	Supply	Transmitter Digital Ground.
D26	Digital GND	I	Supply	Transmitter Digital Ground.
D27	TxPHSADJ1	I	LVTTL	Adjusts Phase of TxPCLK (MSB).
D28	Digital GND	I	Supply	Transmitter Digital Ground.
D29	Digital GND	I	Supply	Transmitter Digital Ground.
D30	FFU	—	—	Reserved for Future Use.

Receiver Section		Transmitter Section		Other
	Rx power and GND supplies		Tx power and GND supplies	NUC: no user connection
	Rx dc signals		Tx dc signals	FFU: reserved for future use
	622 Mb/s differential signals (transmitter and receiver sections)			<i>Italics</i> : future feature (not immediately available)



## Pin Information (continued)

## Pin-Map Definitions (continued)

Table 7. TB64-Type Transponder Pin-Map Definitions (continued)

Pin #	Pin Name	I/O	Logic	Description
E1	RxDOUT8P	O	LVDS	Receiver 622 Mb/s Data Output.
E2	RxDOUT8N	O	LVDS	Receiver 622 Mb/s Data Output.
E3	Digital GND	I	Supply	Receiver Digital Ground.
E4	RxDOUT9P	O	LVDS	Receiver 622 Mb/s Data Output.
E5	RxDOUT9N	O	LVDS	Receiver 622 Mb/s Data Output.
E6	Digital GND	I	Supply	Receiver Digital Ground.
E7	RxDOUT10P	O	LVDS	Receiver 622 Mb/s Data Output.
E8	RxDOUT10N	O	LVDS	Receiver 622 Mb/s Data Output.
E9	Digital GND	I	Supply	Receiver Digital Ground.
E10	RxDOUT11P	O	LVDS	Receiver 622 Mb/s Data Output.
E11	RxDOUT11N	O	LVDS	Receiver 622 Mb/s Data Output.
E12	Digital GND	I	Supply	Receiver Digital Ground.
E13	RxPOCLKP	O	LVDS	Receiver Parallel Output Clock.
E14	RxPOCLKN	O	LVDS	Receiver Parallel Output Clock.
E15	Digital GND	I	Supply	Receiver Digital Ground.
E16	TxDIN8P	I	LVDS	Transmitter 622 Mb/s Data Input.
E17	TxDIN8N	I	LVDS	Transmitter 622 Mb/s Data Input.
E18	Digital GND	I	Supply	Transmitter Digital Ground.
E19	TxDIN9P	I	LVDS	Transmitter 622 Mb/s Data Input.
E20	TxDIN9N	I	LVDS	Transmitter 622 Mb/s Data Input.
E21	Digital GND	I	Supply	Transmitter Digital Ground.
E22	TxDIN10P	I	LVDS	Transmitter 622 Mb/s Data Input.
E23	TxDIN10N	I	LVDS	Transmitter 622 Mb/s Data Input.
E24	Digital GND	I	Supply	Transmitter Digital Ground.
E25	TxDIN11P	I	LVDS	Transmitter 622 Mb/s Data Input.
E26	TxDIN11N	I	LVDS	Transmitter 622 Mb/s Data Input.
E27	Digital GND	I	Supply	Transmitter Digital Ground.
E28	TxPCLKP	O	LVDS	Transmitter Parallel Output Clock.
E29	TxPCLKN	O	LVDS	Transmitter Parallel Output Clock.
E30	Digital GND	I	Supply	Transmitter Digital Ground.

Receiver Section	Transmitter Section	Other
Rx power and GND supplies	Tx power and GND supplies	NUC: no user connection
Rx dc signals	Tx dc signals	FFU: reserved for future use
622 Mb/s differential signals (transmitter and receiver sections)		<i>Italics</i> : future feature (not immediately available)

**Pin Information** (continued)

**Pin-Map Definitions** (continued)

**Table 7. TB64-Type Transponder Pin-Map Definitions** (continued)

Pin #	Pin Name	I/O	Logic	Description
F1	1.8 V Digital	I	Supply	Receiver Digital Power.
F2	1.8 V Digital	I	Supply	Receiver Digital Power.
F3	RxPOWMON	O	Analog	Receiver Power Monitor (ac + dc).
F4	3.3 V Digital	I	Supply	Receiver Digital Power.
F5	3.3 V Digital	I	Supply	Receiver Digital Power.
F6	RxPOWALM	O	LVTTL	Loss of Receiver Average Power Alarm.
F7	3.3 V Digital	I	Supply	Receiver Digital Power.
F8	3.3 V Digital	I	Supply	Receiver Digital Power.
F9	RxSIGMON	O	Analog	Receiver Signal Monitor (ac only).
F10	-5.2 V Digital	I	Supply	Receiver Digital Power.
F11	-5.2 V Digital	I	Supply	Receiver Digital Power.
F12	RxSIGALM	O	LVTTL	Loss of Receiver ac Power Alarm
F13	-5.2 V Digital	I	Supply	Receiver Digital Power.
F14	-5.2 V Digital	I	Supply	Receiver Digital Power.
F15	RxREFSEL	I	LVTTL	Selects RxREFCLK Frequency.
F16	1.8 V Digital	I	Supply	Transmitter Digital Power.
F17	1.8 V Digital	I	Supply	Transmitter Digital Power.
F18	LsBIASMON	O	Analog	Laser Bias Current Monitor.
F19	3.3 V Digital	I	Supply	Transmitter Digital Power.
F20	3.3 V Digital	I	Supply	Transmitter Digital Power.
F21	LsENABLE	I	LVTTL	Laser Enable (disable is inverse).
F22	3.3 V Digital	I	Supply	Transmitter Digital Power.
F23	3.3 V Digital	I	Supply	Transmitter Digital Power.
F24	LsBIASALM	O	LVTTL	Laser Bias Current Alarm.
F25	-5.2 V Digital	I	Supply	Transmitter Digital Ground.
F26	-5.2 V Digital	I	Supply	Transmitter Digital Ground.
F27	LsTEMPALM	O	LVTTL	Laser Temperature Alarm.
F28	-5.2 V Digital	I	Supply	Transmitter Digital Power.
F29	-5.2 V Digital	I	Supply	Transmitter Digital Power.
F30	TxREFSEL	I	LVTTL	Selects TxREFCLK Frequency.

Receiver Section		Transmitter Section		Other
	Rx power and GND supplies		Tx power and GND supplies	NUC: no user connection
	Rx dc signals		Tx dc signals	FFU: reserved for future use
	622 Mb/s differential signals (transmitter and receiver sections)			<i>Italics</i> : future feature (not immediately available)

## Pin Information (continued)

## Pin-Map Definitions (continued)

Table 7. TB64-Type Transponder Pin-Map Definitions (continued)

Pin #	Pin Name	I/O	Logic	Description
G1	RxDOUT12P	O	LVDS	Receiver 622 Mb/s Data Output.
G2	RxDOUT12N	O	LVDS	Receiver 622 Mb/s Data Output.
G3	Digital GND	I	Supply	Receiver Digital Ground.
G4	RxDOUT13P	O	LVDS	Receiver 622 Mb/s Data Output.
G5	RxDOUT13N	O	LVDS	Receiver 622 Mb/s Data Output.
G6	Digital GND	I	Supply	Receiver Digital Ground.
G7	RxDOUT14P	O	LVDS	Receiver 622 Mb/s Data Output.
G8	RxDOUT14N	O	LVDS	Receiver 622 Mb/s Data Output.
G9	Digital GND	I	Supply	Receiver Digital Ground.
G10	RxDOUT15P	O	LVDS	Receiver 622 Mb/s Data Output.
G11	RxDOUT15N	O	LVDS	Receiver 622 Mb/s Data Output.
G12	Digital GND	I	Supply	Receiver Digital Ground.
G13	FFU	—	—	Reserved for Future Use.
G14	FFU	—	—	Reserved for Future Use.
G15	Digital GND	I	Supply	Receiver Digital Ground.
G16	TxDIN12P	I	LVDS	Transmitter 622 Mb/s Data Input.
G17	TxDIN12N	I	LVDS	Transmitter 622 Mb/s Data Input.
G18	Digital GND	I	Supply	Transmitter Digital Ground.
G19	TxDIN13P	I	LVDS	Transmitter 622 Mb/s Data Input.
G20	TxDIN13N	I	LVDS	Transmitter 622 Mb/s Data Input.
G21	Digital GND	I	Supply	Transmitter Digital Ground.
G22	TxDIN14P	I	LVDS	Transmitter 622 Mb/s Data Input.
G23	TxDIN14N	I	LVDS	Transmitter 622 Mb/s Data Input.
G24	Digital GND	I	Supply	Transmitter Digital Ground.
G25	TxDIN15P	I	LVDS	Transmitter 622 Mb/s Data Input.
G26	TxDIN15N	I	LVDS	Transmitter 622 Mb/s Data Input.
G27	Digital GND	I	Supply	Transmitter Digital Ground.
G28	TxPICLKP	I	LVDS	Transmitter Parallel Input Clock.
G29	TxPICLKN	I	LVDS	Transmitter Parallel Input Clock.
G30	Digital GND	I	Supply	Transmitter Digital Ground.

Receiver Section		Transmitter Section		Other
	Rx power and GND supplies		Tx power and GND supplies	NUC: no user connection
	Rx dc signals		Tx dc signals	FFU: reserved for future use
	622 Mb/s differential signals (transmitter and receiver sections)			<i>Italics</i> : future feature (not immediately available)

**Pin Information** (continued)

**Pin-Map Definitions** (continued)

**Table 7. TB64-Type Transponder Pin-Map Definitions** (continued)

Pin #	Pin Name	I/O	Logic	Description
H1	Frame GND	I	Supply	Frame GND Tied to Chassis Ground.
H2	Frame GND	I	Supply	Frame GND Tied to Chassis Ground.
H3	FFU	—	—	Reserved for Future Use.
H4	Frame GND	I	Supply	Frame GND Tied to Chassis Ground.
H5	Frame GND	I	Supply	Frame GND Tied to Chassis Ground.
H6	RxDLOOPENB	I	LVTTL	Diagnostic Loopback Enable.
H7	Analog GND	I	Supply	Receiver Analog Ground.
H8	Analog GND	I	Supply	Receiver Analog Ground.
H9	FFU	—	—	Reserved for Future Use.
H10	Analog GND	I	Supply	Receiver Analog Ground.
H11	Analog GND	I	Supply	Receiver Analog Ground.
H12	FFU	—	—	Reserved for Future Use.
H13	Analog GND	I	Supply	Receiver Analog Ground.
H14	Analog GND	I	Supply	Receiver Analog Ground.
H15	ALMINT	O	Open Drain	Electrical OR of All Rx and Tx Alarms.
H16	Analog GND	I	Supply	Transmitter Analog Ground.
H17	Analog GND	I	Supply	Transmitter Analog Ground.
H18	LsTUNE0	I	LVTTL	Wavelength-Select Pin 0 (LSB).
H19	Analog GND	I	Supply	Transmitter Analog Ground.
H20	Analog GND	I	Supply	Transmitter Analog Ground.
H21	LsTUNE1	I	LVTTL	Wavelength-Select Pin 1.
H22	Analog GND	I	Supply	Transmitter Analog Ground.
H23	Analog GND	I	Supply	Transmitter Analog Ground.
H24	LsTUNE2	I	LVTTL	Wavelength-Select Pin 2 (MSB).
H25	Frame GND	I	Supply	Frame GND Tied to Chassis Ground.
H26	Frame GND	I	Supply	Frame GND Tied to Chassis Ground.
H27	TxLLOOPENB	I	LVTTL	Line Loopback Enable.
H28	Frame GND	I	Supply	Frame GND Tied to Chassis Ground.
H29	Frame GND	I	Supply	Frame GND Tied to Chassis Ground.
H30	TxLINETIMSEL	I	LVTTL	Line Timing Select.

Receiver Section		Transmitter Section		Other
	Rx power and GND supplies		Tx power and GND supplies	NUC: no user connection
	Rx dc signals		Tx dc signals	FFU: reserved for future use
	622 Mb/s differential signals (transmitter and receiver sections)			<i>Italics</i> : future feature (not immediately available)

## Pin Information (continued)

## Pin-Map Definitions (continued)

Table 7. TB64-Type Transponder Pin-Map Definitions (continued)

Pin #	Pin Name	I/O	Logic	Description
J1	RxTRACE	O	Analog	Low-frequency Photodiode Output.
J2	FFU	—	—	Reserved for Future Use.
J3	RxRATESEL1	I	LVTTL	Receiver Bit Rate Select (MSB)
J4	NUC	—	—	No User Connection.
J5	NUC	—	—	No User Connection.
J6	NUC	—	—	No User Connection.
J7	FFU	—	—	Reserved for Future Use.
J8	FFU	—	—	Reserved for Future Use.
J9	NUC	—	—	No User Connection.
J10	FFU	—	—	Reserved for Future Use.
J11	FFU	—	—	Reserved for Future Use.
J12	NUC	—	—	No User Connection.
J13	FFU	—	—	Reserved for Future Use.
J14	RxALMINT	O	Open Drain	Electrical OR of All Rx Alarms.
J15	NUC	—	—	No User Connection.
J16	TxALMINT	O	Open Drain	Electrical OR of All Tx Alarms.
J17	FFU	—	—	Reserved for Future Use.
J18	NUC	—	—	No User Connection.
J19	FFU	—	—	Reserved for Future Use.
J20	FFU	—	—	Reserved for Future Use.
J21	TxRATESEL1	I	LVTTL	Receiver Bit Rate Select (MSB)
J22	FFU	—	—	Reserved for Future Use.
J23	FFU	—	—	Reserved for Future Use.
J24	NUC	—	—	No User Connection.
J25	NUC	—	—	No User Connection.
J26	NUC	—	—	No User Connection.
J27	NUC	—	—	No User Connection.
J28	FFU	—	—	Reserved for Future Use.
J29	TxTRACE	I	Analog	Low-frequency Transmitter Input.
J30	NUC	—	—	No User Connection

Receiver Section	Transmitter Section	Other
Rx power and GND supplies	Tx power and GND supplies	NUC: no user connection
Rx dc signals	Tx dc signals	FFU: reserved for future use
622 Mb/s differential signals (transmitter and receiver sections)		<i>Italics</i> : future feature (not immediately available)

**Pin Information** (continued)

**Pin-Map Definitions** (continued)

**Table 7. TB64-Type Transponder Pin-Map Definitions** (continued)

Pin #	Pin Name	I/O	Logic	Description
K1	5.0 V Analog	I	Supply	Receiver Analog Power.
K2	5.0 V Analog	I	Supply	Receiver Analog Power.
K3	RxRATESEL0	I	LVTTL	Receiver Bit Rate Select (LSB).
K4	3.3 V Analog	I	Supply	Receiver Analog Power.
K5	3.3 V Analog	I	Supply	Receiver Analog Power.
K6	RxRESET	I	LVTTL	Receiver Asynchronous System Reset.
K7	FFU	—	—	Reserved for Future Use.
K8	FFU	—	—	Reserved for Future Use.
K9	RxMUTEPOCLK	I	LVTTL	Mutes the RxPOCLK.
K10	–5.2 V Analog	I	Supply	Receiver Analog Power.
K11	–5.2 V Analog	I	Supply	Receiver Analog Power.
K12	RxMUTEMCLK	I	LVTTL	Mutes the RxMCLK.
K13	–5.2 V Analog	I	Supply	Receiver Analog Power.
K14	–5.2 V Analog	I	Supply	Receiver Analog Power.
K15	I <sup>2</sup> CCLOCK	I	LVTTL	I <sup>2</sup> C Clock Input for Remote Access.
K16	5.0 V Analog	I	Supply	Transmitter Analog Power.
K17	5.0 V Analog	I	Supply	Transmitter Analog Power.
K18	I <sup>2</sup> C DATA	I/O	LVTTL	I <sup>2</sup> C Data Input/Output for Remote Access.
K19	3.3 V Analog	I	Supply	Transmitter Analog Power.
K20	3.3 V Analog	I	Supply	Transmitter Analog Power.
K21	TxRATESEL0	I	LVTTL	Transmitter Bit Rate Select (LSB).
K22	3.3 V Analog	I	Supply	Transmitter Analog Power.
K23	3.3 V Analog	I	Supply	Transmitter Analog Power.
K24	TxRESET	I	LVTTL	Transmitter Asynchronous System Reset.
K25	–5.2 V Analog	I	Supply	Transmitter Analog Power.
K26	–5.2 V Analog	I	Supply	Transmitter Analog Power.
K27	TxFIFORES	I	LVTTL	MUX FIFO Reset.
K28	–5.2 V Analog	I	Supply	Transmitter Analog Power.
K29	–5.2 V Analog	I	Supply	Transmitter Analog Power.
K30	TxFIFOERR	O	LVTTL	MUX FIFO Error Indicator.

Receiver Section		Transmitter Section		Other
	Rx power and GND supplies		Tx power and GND supplies	NUC: no user connection
	Rx dc signals		Tx dc signals	FFU: reserved for future use
	622 Mb/s differential signals (transmitter and receiver sections)			<i>Italics</i> : future feature (not immediately available)

## Electrical/Optical Characteristics

Maximum and minimum values are specified over operating case temperature range at 50% duty cycle.

**Table 8. Receiver Electrical I/O Characteristics** (Tc = 0 °C to 65 °C)

Parameter	Symbol	Logic	Min	Typ	Max	Unit
Receiver Input Power Monitor	RxPOWMON	Analog	0.8	1	1.2	V/mW
Receiver Input ac Power Monitor	RxSIGMON	Analog	—	TBD	—	V/mV
Clock Recovery Lock Error: Output High, VOH Output Low, VOL	RxLOCKERR	LVTTL	2.4 0	— —	3.47 0.8	V V
Select MCLK (155 MHz/622 MHz): Input High, VIH Input Low, VIL	RxMCLKSEL	LVTTL*	2.1 0	— —	3.47 0.8	V V
Select Reference Clock: Input High, VIH Input Low, VIL	RxREFSEL	LVTTL*	2.1 0	— —	3.47 0.8	V V
Mute Parallel Output Clock: Input High, VIH Input Low, VIL	RxMUTEPOCLK	LVTTL*	2.1 0	— —	3.47 0.8	V V
Reset: Input High, VIH Input Low, VIL	RXRESET	LVTTL*	2.1 0	— —	3.47 0.8	V V
Rate Select: Input High, VIH Input Low, VIL	RxRATESEL[1:0]	LVTTL*	2.1 0	— —	3.47 0.8	V V
Rx Mute Data Out: Input High, VIH Input Low, VIL	RxMUTE DOUT	LVTTL*	2.1 0	— —	3.47 0.8	V V
Parallel Data Outputs: Output High, VOH Output Low, VOL Differential Output Voltage Swing	RxDOUT[15:0]P/N	LVDS	— 0.925 250	— — —	1.475 — 400	V V mVp-p
Reference Clock Input: Input Voltage Frequency Tolerance Input Duty Cycle Rise and Fall Times (20%—80%)	RxREFCLKP/N	Differential ac-coupled LVDS	100 –20 40 100	— — 50 —	400 20 60 TBD	mVp-p ppm % ps
155 MHz Clock Output: Output High, VOH Output Low, VOL Output Voltage Swing Duty Cycle	RxMCLKP/N	LVDS	— 0.925 250 40	— — — 50	1.475 — 400 60	V V mVp-p %
Recovered Parallel Output Clock: Output High, VOH Output Low, VOL Output Voltage Swing Duty Cycle	RxPOCLKP/N	LVDS	— 0.925 250 40	— — — 50	1.475 — 400 60	V V mVp-p %

\* Note that LVTTL input and output values are different. Input values take board signal losses into consideration.

## Electrical/Optical Characteristics (continued)

Maximum and minimum values are specified over operating case temperature range at 50% duty cycle.

**Table 9. Transmitter Electrical I/O Characteristics** (T<sub>c</sub> = 0 °C to 65 °C)

Parameter	Symbol	Logic	Min	Typ	Max	Unit
Laser Enable: <sup>1</sup> Input High, V <sub>IH</sub> Input Low, V <sub>IL</sub>	LsENABLE	LVTTL <sup>2</sup>	2.1 0	— —	3.47 0.8	V V
Laser Bias Output	LsBIASMON	Analog	0	500	2500	mV
Laser Degrade Alarm Output: <sup>3</sup> Output High, V <sub>OH</sub> Output Low, V <sub>OL</sub>	LsBIASALM	LVTTL	2.4 0	— —	3.47 0.5	V V
Laser Power Monitor Output	LsPOWMON	Analog	400	500	600	mV
Lock Error of MUX PLL: <sup>4</sup> Output High, V <sub>OH</sub> Output Low, V <sub>OL</sub>	TxLOCKERR	LVTTL	2.4 0	— —	3.47 0.8	V V
Reference Clock: Differential Input Voltage Swing Frequency Tolerance Input Duty Cycle Rise and Fall Times (20%—80%)	TxREFCLKP/N	Differential ac-coupled LVDS	100 –20 40 100	— — 50 —	400 20 60 TBD	mVp-p ppm % ps
Input Data Signal Level: Input Voltage Range Differential Input Voltage Swing Differential Input Impedance	TxDIN[15:0]P/N	LVDS	0 100 80	1200 — 100	2400 400 120	mV mVp-p Ω
Parallel Input Clock: Frequency Input Common Voltage Range Differential Input Voltage Swing Differential Input Impedance	TxPICKLP/N	LVDS	— 0 100 80	622.08 1200 — 100	— 2400 400 120	MHz mV mVp-p Ω
622 MHz Parallel Output Clock: Output High, V <sub>OH</sub> Output Low, V <sub>OL</sub> Differential Output Voltage Swing Duty Cycle	TxPCLKP/N	LVDS	— 0.925 250 40	— — — 50	1.475 — 400 60	V V mVp-p %
155 MHz Output Clock: Output High, V <sub>OH</sub> Output Low, V <sub>OL</sub> Diff. Output Voltage Swing Duty Cycle	TxMCLKP/N	LVDS	— 0.925 250 40	— — — 50	1.475 — 400 60	V V mV %

1. The transmitter is normally enabled and requires only an active-high external voltage to disable.

2. Please note that LVTTL input and output values are different. Input values take board signal losses into consideration.

3. The alarm will go active-low when the bias current to the laser increases by 50% or decreases by 50% from its beginning-of-life (BOL) value.

4. Active-low.



## Electrical/Optical Characteristics (continued)

Maximum and minimum values are specified over operating case temperature range at 50% duty cycle.

**Table 9. Transmitter Electrical I/O Characteristics** (T<sub>c</sub> = 0 °C to 65 °C) (continued)

Parameter	Symbol	Logic	Min	Typ	Max	Unit
TxREFCLK Reference Select: Input High, V <sub>IH</sub> Input Low, V <sub>IL</sub>	TxREFSEL	LVTTL <sup>2</sup>	2.1 0	— —	3.47 0.8	V V
Tx Loss of Lock: Output High, V <sub>OH</sub> Output Low, V <sub>OL</sub>	TxLOCKERR	LVTTL	2.4 0	— —	3.47 0.8	V V
Diagnostic Loop Enable: Input High, V <sub>IH</sub> Input Low, V <sub>IL</sub>	RxDLOOPENB	LVTTL <sup>2</sup>	2.1 0	— —	3.47 0.8	V V
Tx Reset: Input High, V <sub>IH</sub> Input Low, V <sub>IL</sub>	TxRESET	LVTTL <sup>2</sup>	2.1 0	— —	3.47 0.8	V V
Alarm Interrupt: Output High, V <sub>OH</sub> Output Low, V <sub>OL</sub>	ALMINT	LVTTL <sup>5</sup>	2.4 0	— —	3.47 0.8	V V
Tx Rate Select: Input High, V <sub>IH</sub> Input Low, V <sub>IL</sub>	TxRATESEL[1:0]	LVTTL <sup>2</sup>	2.1 0	— —	3.47 0.8	V V

1. The transmitter is normally enabled and requires only an active-high external voltage to disable.
2. Please note that LVTTL input and output values are different. Input values take board signal losses into consideration.
3. The alarm will go active-low when the bias current to the laser increases by 50% or decreases by 50% from its beginning-of-life (BOL) value.
4. Active-low.
5. Open-drain output.

## Electrical/Optical Characteristics (continued)

Maximum and minimum values are specified over operating case temperature range at 50% duty cycle.

**Table 10. OC-192/STM-64 Transmitter Optical Characteristics** (T<sub>c</sub> = 0 °C to 65 °C)

Parameter	Symbol	Min	Typ	Max	Unit
Average Output Power <sup>1</sup>	P <sub>O</sub>	−6	—	−1	dBm
Operating Wavelength	λ	1290	1310	1330	nm
Spectral Width <sup>2</sup>	—	—	—	1	nm
Side-mode Suppression Ratio (DFB laser) <sup>3</sup>	SMSR	30	—	—	dB
Extinction Ratio <sup>4</sup>	ER	6	—	—	dB
Optical Rise/Fall Times (20%—80%)	t <sub>R</sub> /t <sub>F</sub>	—	—	TBD	ps
Optical Path Penalty	PP	—	—	1	dB
Eye Mask of Optical Output <sup>5</sup>	Compliant with ITU-T G.693				
Jitter Generation <sup>6, 7</sup>	Compliant with GR-253-CORE and ITU-T G.691				
Jitter Transfer <sup>6, 7</sup>	Compliant with GR-253-CORE and ITU-T G.691				
Jitter Tolerance <sup>6, 7</sup>	Compliant with GR-253-CORE and ITU-T G.691				

1. Output power definitions and measurements per ITU-T Recommendation G.691.

2. Full spectral width measured 20 dB down from the central wavelength peak under fully modulated conditions.

3. Ratio of the average output power in the dominant longitudinal mode to the power in the most significant side mode under fully modulated conditions.

4. Ratio of logic 1 output power to logic 0 output power under fully modulated conditions.

5. Draft ITU-T Recommendation G.693, *Optical Interfaces for Intraoffice Systems*.

6. GR-253-CORE, *Synchronous Optical Network (SONET) OC-192 Transport Systems: Common Generic Criteria*.

7. Draft ITU-T Recommendation G.691, *Optical Interfaces for Single-Channel SDH Systems with Optical Amplifiers, and STM-64 Systems*.

**Table 11. OC-192/STM-64 Receiver Optical Characteristics** (T<sub>c</sub> = 0 °C to 65 °C)

Parameter	Symbol	Min	Typ	Max	Unit
Average Receiver Sensitivity (EOL) <sup>1</sup>	P <sub>RMIN</sub>	−12	—	—	dBm
Average Receiver Overload (EOL)	—	−1	—	—	dBm
Receiver Reflectance	—	—	—	−27	dB

1. PIN receiver at 1310 nm, 1 x 10<sup>−12</sup> BER, 2<sup>23</sup> − 1 pseudorandom data input.

**Table 12. Power Supply Characteristics** (T<sub>c</sub> = 0 °C to 65 °C)

Parameter	Symbol	Min	Typ	Max	Unit
3.3 V Supply Voltage	V <sub>DD</sub>	3.13	3.3	3.46	V
Supply Current Drain with Internal Reference Clock Filter	I <sub>DD</sub>	1100	1350	1600	mA
Supply Current Drain without Internal Reference Clock Filter	I <sub>DD</sub>	1100	1150	1300	mA
5.0 V Supply Voltage	V <sub>CC</sub>	4.75	5.0	5.25	V
Supply Current Drain	I <sub>CC</sub>	100	250	300	mA
−5.2 V Supply Voltage	V <sub>EE</sub>	−4.94	−5.2	−5.46	V
Supply Current Drain	I <sub>EE</sub>	20	100	200	mA
Package Power Dissipation with Internal Reference Clock Filter	P <sub>DISS</sub>	4.6	6.5	8.0	W
Package Power Dissipation without Internal Reference Clock Filter	P <sub>DISS</sub>	4.6	5.6	7.0	W

## Functional Description


### Receiver

The optical receiver in the TB64-type transponder is optimized for the particular SDH/SONET application segment in which it was designed to operate and will have a PIN photodetector. The detected serial data output of the optical receiver is connected to a clock and data recovery circuit (CDR) that extracts a 9953.28 MHz clock signal for normal OC-192/STM-64 rate or 10.6642 GHz or 10.709 GHz at FEC rate. This recovered serial bit clock signal and a retimed serial data signal are presented to the 16-bit serial-to-parallel converter.

The receiver contains a lock-detect circuit that monitors the integrity of the serial data inputs. If the received serial data fails the frequency test, the PLL will be forced to lock to the local reference clock. This will maintain the correct frequency of the recovered clock output under loss-of-signal or loss-of-power conditions.

**Table 13. TB64-Type Transponder Receiver Timing Characteristics**

Parameter	Symbol	Min	Typ	Max	Unit
Clock Period	T <sub>0</sub>	—	1.608	—	ns
Duty Cycle	TW/T <sub>0</sub>	40	50	60	%
Rise/Fall Time (20%—80%)	t <sub>r</sub> /t <sub>f</sub>	—	—	300	ps
Data/Clock Skew	TCQ-MIN/TCQ-MAX	—	—	250/250	ps



1-1283F

**Figure 4. TB64-Type Transponder Receiver Timing Characteristics**

## Functional Description (continued)

### Transmitter

The optical transmitter in the TB64-type transponder is optimized for the particular SDH/SONET segment in which it is designed to operate. The transmitter has an uncooled direct-modulated laser as the optical element and operates at the 1310 nm window. A serial data stream developed in the parallel-to-serial conversion logic input drives the transmitter.


The parallel-to-serial converter block shown in Figure 1 is comprised of two byte-wide registers. The first register latches the 16 bits of parallel input data (TxDin[15:0]) on the rising edge of TxPICKLK. The second register is a 16-bit parallel load, serial-out shift register that is loaded from the input register. An internally generated byte clock, which is phase aligned to the 9953.28 MHz serial transmit clock, activates the data transfer between the input register and the parallel-to-serial register.

The clock-divider and phase-detect circuitry shown in Figure 1 generates internal reference clocks and timing functions for the transmitter. Therefore, it is important that the TxREFCLKP/N input is generated from a precise and stable source. It is required that the TxREFCLKP/N input be generated from a crystal oscillator or other source having a frequency accuracy better than  $\pm 20$  ppm.

The timing generation circuitry provides two separate functions. One is a byte-rate clock that is synchronized to the 9953.28 MHz transmit serial clock, the other is a mechanism for aligning the phase between the incoming byte clock (TxPICKLK/N) and the clock that loads the parallel data from the input register into the parallel-to-serial shift register. The TxPICKLK/N output is a byte-rate (622 MHz) version of the serial transmit clock and is intended for use by upstream multiplexing and overhead processing circuits. Using TxPICKLK/N for upstream circuits will ensure a stable frequency and phase relationship between the parallel data coming into the transmitter and the subsequent parallel-to-serial timing functions.

**Table 14. TB64-Type Transponder Transmitter Timing Characteristics**

Parameter	Symbol	Min	Typ	Max	Unit
Clock Period	T <sub>0</sub>	—	1.608	—	ns
Duty Cycle	TW/T <sub>0</sub>	40	—	60	%
Rise/Fall Time (20%—80%)	t <sub>r</sub> /t <sub>f</sub>	100	—	300	ps
Setup Time/Hold Time	T <sub>SETUP</sub> /T <sub>HOLD</sub>	—	—	300/300	ps



1-1284F

**Figure 5. TB64-Type Transponder Transmitter Timing Characteristics**


## Transponder Interfacing

### Receiver Interface Board Layout

All the receiver data outputs (RxDOU<sub>TP/N</sub>[15:0]) on the customer board should have equal trace lengths, and in most cases, be matched to that of the parallel output clock RxPOCLK<sub>P/N</sub>. The similar lengths ensure that these signals maintain the propagation delay time values.

It is not required to match the trace length of the RxMCLK<sub>P/N</sub>. RxMCLK<sub>P/N</sub> is derived from the RxREFCLK<sub>P/N</sub>, i.e., from a VCO inside the deMUX. This allows a clock signal to be delivered to the framer even if the RxPOCLK<sub>P/N</sub> is not locked to any incoming optical signal.

Figure 6 shows the TB64 receiver interface board layout



1-1136F

Note: RxMCLK<sub>P/N</sub> may not be required for all framers.

**Figure 6. TB64-Type Receiver Interface Board Layout**

## Transponder Interfacing (continued)


### Transmitter Interface Board Layout

All the transmitter data inputs, (TxDINP/N[15:0]) should have equal trace lengths on the customer board. There should also be a certain phase relationship between TxDINP/N[15:0] and the parallel input clock (TxPICLKP/N) at the transponder electrical connector input to allow proper MUX operation, as shown by the setup and hold times (T<sub>SETUP</sub>/T<sub>HOLD</sub>) in Table 14 on page 28. This phase relationship can be ensured if the trace length of the TxPICLKP/N is matched to the trace

length of the TxDINP/N data inputs. For TxREFCLKP/N clock, a tolerance of  $\pm 20$  ppm is required to meet SONET output frequency specifications. To ensure this, using VCXO/PLL circuit is recommended.

The VCO/VCXO chosen should be of an OC-192 SONET quality. The clock should have low phase noise and frequency stability of better than  $\pm 20$  ppm.

Figure 7 shows the TB64-type transmitter interface board layout. Please contact TriQuint Optoelectronics for more details.



1-1140F

**Figure 7. TB64-Type Transmitter Interface Board Layout**

## Transponder Grounding




Figure 8. Recommended Grounding Scheme

## Qualification and Reliability

To help ensure high product reliability and customer satisfaction, TriQuint Optoelectronics is committed to an intensive quality program that starts in the design phase and proceeds through the manufacturing process. Optoelectronics modules are qualified to our internal standards using MIL-STD-883 test methods and procedures and using sampling techniques consistent with *Telcordia Technologies*™ requirements. This qualification program fully meets the intent of *Telcordia Technologies* reliability practices TR-NWT-000468 for optoelectronic parts, and the transponder as a subsystem meets NEBS GR63-CORE requirements. In addition, our design, development, and manufacturing facility has been certified to be in full compliance with the latest *ISO*® 9001 quality system standards.

## Electrostatic Discharge

**CAUTION:** This device is susceptible to damage as a result of electrostatic discharge. Take proper precautions during both handling and testing. Follow guidelines such as JEDEC Publication No. 108-A (Dec. 1988).

TriQuint employs a human-body model (HBM) for ESD-susceptibility testing and protection-design evaluation. ESD voltage thresholds are dependent on the critical parameters used to define the model. A standard HBM (resistance = 1.5 k $\Omega$ , capacitance = 100 pF) is widely used and can be used for comparison purposes.

## Regulatory and Voluntary Compliance

**Table 15. Regulatory and Voluntary Compliance**

Feature	Standard	Test Parameters/Performance
Electrostatic Discharge (ESD) to the Electrical Pins	Sensitivity Classification: MIL-STD-883E, Method 3015.7	Class 1 (0V to 1,999V)
Electrostatic Discharge (ESD) to Housing and Optical Connector	EN 61000-4-2, IEC <sup>®</sup> 61000-4-2	Full recovery following $\pm 8$ kV contact discharge and $\pm 15$ kV air discharge
Electromagnetic Compatibility: Radiated Emissions	FCC Part 15, Class B EN55022, Class B GR-1089_CORE*	Full compliance within the frequency range of 10 KHz—20 GHz
Immunity	EN 61000-4-3 GR-1089_CORE*	Full compliance within the frequency range of 10 KHz—10 GHz at a field strength of 8.5 V/m
Safety of Information Technology Equipment	IEC 60950 EN 60950 UL <sup>®</sup> 60950 CAN/CSA <sup>®</sup> -C22.2 No. 60950	CB Scheme: Test Report Reference No. 01RT14477-02252002, Reference Certificate No. US/5754/UL, UL/CSA Recognition File No. E225949
Laser Safety	21 CFR 1040.10 and 1040.11, includes Laser Notice No. 50, IEC 60825-1:1993, A1:1997, and A2:2001	CDRH Accession No. (872009-59)  AEL Class 1
CE Mark	LVD 73/23/EEC EMC 89/336/EEC	EC Declaration of Conformity
Component Recognition	UL and CSA Joint Component Recognition for Information Technology Equipment	UL File Number: E225949
Compositional Analysis	Standard ICPS, GC/MS, FTIR Analytical Processes	Analytical test results: elements, organic compounds

\*Complies with applicable *Telcordia* NEBS Level 1—3 EMC requirements for components in a standalone configuration.


**CAUTION:** Use of controls, adjustments, and procedures other than those specified herein may result in hazardous laser radiation exposure.

**NOTICE**  
**Unterminated optical connectors can emit laser radiation.**  
**Do not view with optical instruments.**



## Outline Diagram

Dimensions are in inches and (millimeters).



### Notes:

Compact size of 3.6 in. x 2.6 in. x 0.53 in.

### Package properties:

- Material: aluminum alloy 6061-T6 per QQ-A-250/11.
- Finish: clear chromate (conductive) per MIL-C-5541, Class 3.

Four M2.5 threaded holes are to mount the transponder on the customer board:

- Transponder mounting holes (bottom cover): maximum screw depth = 0.080 in. (2.00 mm) (thread 0.080 in. [2 mm] deep).

Four M2.5 threaded holes are for possible mounting of an external heat sink:

- External heat sink mounting holes (top cover): maximum screw depth = 0.100 in. (2.54 mm) (thread 0.100 in. [2.54 mm] deep).

TriQuint Optoelectronics recommends that customers use a 300-pin plug FCI Berg #84500-102 (30 min gold plated) that meets *Telcordia Technologies'* 100 insertions criterion.

TriQuint Optoelectronics also recommends that the distance between the Berg connector center-line and the nearest customer components behind the transponder be 0.8 in. minimum to ensure that future transponders are accommodated without any board layout change.

The pigtails are 1 meter ± 10 cm in length (39.4 in. ± 3.9 in.) as specified by dimension X in Figure 9. A yellow sleeve *UL*®-approved (TBD, 94V-2) jacket is placed at the receiver end of the pigtail.

Figure 9. Mechanical Dimensions

## Ordering Information

**Table 16. Ordering Information**

Device Description					
Reference Clock Filter	Connector Type	2km Reach		12km Reach	
		Device Code	Comcode	Device Code	Comcode
No Filter	SC	TB64M1CAA	700006729	TB64N1CAA	109142125
	LC	TB64M1WAA	700016314	TB64N1WAA	700016282
622 MHz VCO	SC	TB6AM1CAA	700006731	TB6AN1CAA	109144097
	LC	TB6AM1WAA	700016325	TB6AN1WAA	700016288
155 MHz VCO	SC	TB6BM1CAA	700006732	TB6BN1CAA	109142133
	LC	TB6BM1WAA	700016328	TB6BN1WAA	700016294
666 MHz VCO	SC	TB6CM1CAA	700006733	TB6CN1CAA	109142141
	LC	TB6CM1WAA	700016333	TB6CN1WAA	700016301
166 MHz VCO	SC	TB6DM1CAA	700006734	TB6DN1CAA	109142158
	LC	TB6DM1WAA	700016336	TB6DN1WAA	700016307

*Telcordia Technologies* is a trademark of Telcordia Technologies, Inc.  
*ISO* is a registered trademark of The International Organization for Standardization.  
*IEC* is a registered trademark of The International Electrotechnical Commission.  
*UL* is a registered trademark of Underwriters Laboratories, Inc.

## Additional Information

For the latest specifications, additional product information, worldwide sales and distribution locations, and information about TriQuint:

**Web:** [www.triquint.com](http://www.triquint.com)

**Tel:** (503) 615-9000

**E-mail:** [info\\_opto@tqs.com](mailto:info_opto@tqs.com)

**Fax:** (503) 615-8902

For technical questions and additional information on specific applications:

**E-mail:** [info\\_opto@tqs.com](mailto:info_opto@tqs.com)

The information provided herein is believed to be reliable; TriQuint assumes no liability for inaccuracies or omissions. TriQuint assumes no responsibility for the use of this information, and all such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party.  
 TriQuint does not authorize or warranty any TriQuint product for use in life-support devices and/or systems.