

PowerStore 128K x 8 nvSRAM

Features

- ❑ High-performance CMOS non-volatile static RAM Module 4 x 32768 x 8 bits
- ❑ 25, 35 and 45 ns Access Times
- ❑ 10,15 and 20 ns Output Enable Times
- ❑ $I_{CC} = 50$ mA at 200 ns Cycle Time
- ❑ Automatic STORE to EEPROM on Power Down
- ❑ Software initiated STORE
- ❑ Automatic STORE Timing
- ❑ 10^5 STORE cycles to EEPROM
- ❑ 10 year data retention in EEPROM
- ❑ Automatic RECALL on Power Up
- ❑ Software RECALL Initiation
- ❑ Unlimited RECALL cycles from EEPROM
- ❑ Single 5 V \pm 10 % Operation
- ❑ Operating temperature range
0 to 70 °C
-40 to 85 °C
- ❑ CECC 90000 Quality Standard
- ❑ ESD characterization according
- ❑ MIL STD 883C M3015.7-HBM
- ❑ Packages SOP44(600 mil) Module
PDIP32(600 mil) Module

Description

The U635HM1024 has two separate modes of operation: SRAM mode and nonvolatile mode. In SRAM mode, the memory operates as an ordinary static RAM. In non-volatile operation, data is transferred in parallel from SRAM to EEPROM or from EEPROM to SRAM. In this mode SRAM functions are disabled.

The U635HM1024 is a fast static RAM (25, 35, 45 ns), with a nonvolatile electrically erasable PROM (EEPROM) element incorporated in each static memory cell.

The SRAM can be read and written an unlimited number of times, while independent nonvolatile data resides in EEPROM. Data transfers from the SRAM to the EEPROM (the STORE operation) take place automatically upon power down using charge stored in system capacitance. Transfers from the EEPROM to the SRAM (the RECALL operation) take place

automatically on power up. The U635HM1024 combines the high performance and ease of use of a fast SRAM with nonvolatile data integrity.

STORE cycles also may be initiated under user control via a software sequence.

Once a STORE cycle is initiated, further input or output are disabled until the cycle is completed.


Because a sequence of addresses is used for STORE initiation, it is important that no other read or write accesses intervene in the sequence or the sequence will be aborted.

RECALL cycles may also be initiated by a software sequence.

Internally, RECALL is a two step procedure. First, the SRAM data is cleared and second, the nonvolatile information is transferred into the SRAM cells.

The RECALL operation in no way alters the data in the EEPROM cells. The nonvolatile data can be recalled an unlimited number of times.

Pin Configuration



Signal Name	Signal Description
A0 - A16	Address Inputs
DQ0 - DQ7	Data In/Out
E	Chip Enable
G	Output Enable
W	Write Enable
VCC	Power Supply Voltage
VSS	Ground

Logic Block Diagram

