CMOS LSI
Ordering number : EN
*
5129A
D3096HA (OT)/N3095HA (OT) No. 5129-1/14
Preliminary
SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN
1MEG (131072 words
8 bits) Flash Memory
LE28C1001M, T-90/12/15
Overview
The LE28C1001M, T series ICs are 1 MEG flash memory
products that feature a 131072-word
8-bit organization
and 5 V single-voltage power supply operation. CMOS
peripheral circuits are adopted for high speed, low power
dissipation, and ease of use. A 128-byte page rewrite
function provides rapid data rewriting.
Features
Highly reliable 2-layer polysilicon CMOS flash
EEPROM process
Read and write operations using a 5 V single-voltage
power supply
Fast access time: 90, 120, and 150 ns
Low power dissipation
-- Operating current (read): 30 mA (maximum)
-- Standby current:
20 A (maximum)
Highly reliable read/write
-- Erase/write cycles:
10
4
/10
3
cycles
-- Data retention:
10 years
Address and data latches
Fast page rewrite operation
-- 128 bytes per page
-- Byte/page rewrite time:
5 ms (typical)
-- Chip rewrite time:
5 s (typical)
Automatic rewriting using internally generated Vpp
Rewrite complete detection function
-- Toggle bit
-- Data polling
Hardware and software data protection functions
All inputs and outputs are TTL compatible.
Pin assignment conforms to the JEDEC byte-wide
EEPROM standard.
Package
SOP 32-pin (525 mil) plastic package :
LE28C1001M
TSOP 32-pin (8
20 mm)plastic package :
LE28C1001T
Package Dimensions
unit: mm
3205-SOP32
unit: mm
3224-TSOP32
SANYO: TSOP32 (TYPE-I)
[LE28C1001T]
These FLASH MEMORY products incorporate technology licensed Silicon Storage Technology, Inc.
[LE28C1001M]
SANYO: SOP32
Block Diagram
Pin Assignments
Pin Functions
No. 5129-2/14
LE28C1001M, T-90/12/15
Symbol
Pin
Function
A16 to A0
Address input
Supply the memory address to these pins.
The address is latched internally during a write cycle.
These pins output data during a read cycle and input data during a write cycle.
DQ7 to DQ0
Data input and output
Data is latched internally during a write cycle.
Outputs go to the high-impedance state when either OE or CE is high.
CE
Chip enable
The device is active when CE is low.
When CE is high, the device becomes unselected and goes to the standby state.
OE
Output enable
Makes the data output buffers active.
OE is an active-low input.
WE
Write enable
Makes the write operation active.
WE is an active-low input.
V
CC
Power supply
Apply 5 V (10%) to this pin.
V
SS
Ground
N.C.
No connection
These pins must be left open.
A05759
A05760
Function Logic
Software Data Protection Command
Note: Address format A14 to A0 (hex.)
Software Chip Erase Command (5 V single-voltage power supply)
Note: Address format A14 to A0 (hex.)
Software Product ID Entry Command and Exit Command Codes
Notes on software Product ID Command Code:
1. Command Code Address format: A14 to A0 (hex.)
2. With A14 to A1 = V
IL
,
Manufacturer Code is read with A0 = V
IL
to be BFH
LE28C1001M, T series Device Code is read with A0 = V
IH
to be 07H
3. The device does not remain in Software Product ID Mode if powered down.
4. A16 and A15 are V
IH
or V
IL.
No. 5129-3/14
LE28C1001M, T-90/12/15
Mode
CE
OE
WE
A16 to A0
DQ7 to DQ0
Read
V
IL
V
IL
V
IH
A
IN
D
OUT
Write
V
IL
V
IH
V
IL
A
IN
D
IN
Standby
V
IH
X
X
X
High-Z
Write inhibit
X
V
IL
X
X
High-Z/D
OUT
X
X
V
IH
X
High-Z/D
OUT
Software chip erase (5 V, single voltage)
V
IL
V
IH
V
IL
A
IN
D
IN
A16 to A10 = V
IL
, A8 to A1 = V
IL
,
Manufacturer code (BF)
A9 = 12 V, A0 = V
IL
Product identification
V
IL
V
IL
V
IH
A16 to A10 = V
IL
, A8 to A1 = V
IL
,
Device code (07)
A9 = 12 V, A0 = V
IH
Byte sequence
Set protection
Reset protection
Address
Data
Address
Data
Write 0
5555
AA
5555
AA
Write 1
2AAA
55
2AAA
55
Write 2
5555
A0
5555
80
Write 3
5555
AA
Write 4
2AAA
55
Write 5
5555
20
Byte sequence
Protect ID Entry
Protect ID Exit
Address
Data
Address
Data
Write 0
5555
AA
5555
AA
Write 1
2AAA
55
2AAA
55
Write 2
5555
80
5555
F0
Write 3
5555
AA
Write 4
2AAA
55
Write 5
5555
60
Byte sequence
Address
Data
Write 0
5555
AA
Write 1
2AAA
55
Write 2
5555
80
Write 3
5555
AA
Write 4
2AAA
55
Write 5
5555
10
Device Operation
This Sanyo 1 MEG flash memory allows electrical rewrites using a 5 V single-voltage power supply. The LE28C1001M,
T series products are pin and function compatible with the industry standards for this type of product.
Read
The LE28C1001M, T series read operations are controlled by CE and OE. The host must set both pins to the low level to
acquire the output data. CE is used for chip selection. When CE is at the high level, the chip will be in the unselected
state and only draw the standby current. OE is used for output control. The output pins go to the high-impedance state
when either CE or OE is high. See the timing waveforms (Figure 1) for details.
Page Write Operation
The write operation starts when both CE and WE are at the low level, and furthermore OE is at the high level. The write
operation is executed in two stages. The first stage is a byte load cycle in which the host writes to the LE28C1001M, T
series internal page buffers. The second stage is an internal programming cycle in which the data in the page buffer is
written to the nonvolatile memory cell array. In the byte load cycle, the address is latched on the falling edge of either
CE or WE, whichever occurs later. The input data is latched on the rising edge of either CE or WE, whichever occurs
first. The internal programming cycle starts if either WE or CE remains high for 200 s (t
BLCO
). Once this programming
cycle starts, the operation continues until the programming operation is completely done. This operation executes within
5 ms (typical). Figures 2 and 3 show the WE and CE control write cycle timing diagrams, and Figure 10 shows the
flowchart for this operation.
In the page write operation, 128 bytes of data can be written to the LE28C1001M, T series internal page buffer before
the internal programming cycle. All the data in the page buffer is written to the memory cell array during the 5 ms
(typical) internal programming cycle. Therefore the LE28C1001M, T series page write function can rewrite all memory
cells in 5 seconds (typical). The host can perform any other activities desired, such as moving data at other locations
within the system and preparing the data required for the next page write, during the period prior to the completion of the
internal programming cycle. In a given page write operation, all the data bytes loaded into the page buffers must be for
the same page address specified by address lines A7 through A16. All data that was not explicitly loaded into the page
buffer is set to FFH.
Figure 2 shows the page write cycle timing diagram. If the host loads the second data byte into the page buffer within the
100 s byte load cycle time (t
BLC
) after the first byte load cycle the LE28C1001M, T series stop in the page load cycle
thus allowing data to be loaded continuously. The page load cycle terminates if additional data is not loaded into the
internal page buffer within 200 s (t
BLCO
) after the previous byte load cycle, as in the case where WE does not switch
from high to low after the last WE rising edge. The data in the page buffer can be rewritten in the next byte load cycle.
The page load period can continue indefinitely as long as the host continues to load data into the device within the 100 s
byte load cycle. The page that is loaded is determined by the page address of the last byte loaded.
Detecting the Write Operation State
The LE28C1001M, T series products provide two functions for detecting the completion of the write cycle. These
functions are used to optimize the system write cycle time. These functions are based on detecting the states of the Data
polling bit (DQ7) and the toggle bit (DQ6).
Data Polling (DQ7)
The LE28C1001M, T series products output to DQ7 the inverse of the last data loaded during the page and byte load
cycles when the internal programming cycle is in progress. The last data loaded can be read from DQ7 when the internal
programming cycle completes. Figure 4 shows the Data polling cycle timing diagram and Figure 11 shows the flowchart
for this operation.
Toggle Bit (DQ6)
Data values of 0 and 1 are output alternately for DQ6, that is DQ6 is toggled between 0 and 1, during the internal
programming cycle. When the internal programming cycle completes this toggling is stopped and the device becomes
ready to execute the next operation. Figure 5 shows the toggle bit timing diagram and Figure 11 shows the flowchart for
this operation.
No. 5129-4/14
LE28C1001M, T-90/12/15
Data Protection
Hardware Data Protection
Noise and glitch protection: The LE28C1001M, T series do not execute write operations for WE or OE pulses that are 15
ns or shorter.
Power (V
CC
) on and cutoff detection: The programming operation is disabled when V
CC
is 2.5 V or lower.
Write inhibit mode: Writing is disabled when OE is low and either CE is high or WE is high. Use this function to prevent
writes from occurring when the power is being turned on or off.
Software Data Protection
The LE28C1001M, T series implement the optional software data protection function recognized by JEDEC. This
function requires a 3-byte load operation to be performed before a write operation data load. The 3-byte load sequence
starts a page load cycle without activating any write operation. Thus this is an optimal protection scheme for unintended
write cycles triggered by noise associated with powering the chip on or off. Note that the LE28C1001M, T series are
shipped with the software data protection function disabled.
The software data protection circuit is activated by executing a 3-byte byte load cycle in advance of the data sequence in
the page load cycle. (See Figure 6.) This causes the device to automatically enter data protection mode. After this, write
operations require a 3-byte byte load cycle to be executed in advance. A 6-byte write sequence is required to switch the
device out of this protection mode. Figure 7 shows the timing diagram. If a write operation is attempted in software
protection mode, all device functions are disabled for 200 s. Figure 12 shows the flowchart for this operation.
Chip Erase
The LE28C1001M, T series provide a chip erase mode that erases all of the memory cell array and sets each bit to the 1
state. This mode can be effective when it is necessary to erase all data quickly.
5 V Single-Voltage Power Supply Software Chip Erase
The software chip erase mode operation is started by executing a specially defined 6-byte byte load sequence, similar to
page mode operation under software protection. After the load cycle is executed, the device enters an internal
programming cycle similar to the write cycle. Figure 8 shows the timing diagram and Figure 14 shows the flowchart for
this operation.
Product Identification
The device identification code is used for recognizing the device and its manufacturer. This mode can be used by
hardware and software. The hardware operating mode is used to recognize algorithms that match the device when an
external programming unit is used. Also, user systems can recognize the product number using software product
identification mode. Figure 13 shows the flowchart for this operation. The manufacturer and device codes are the same
in both modes.
No. 5129-5/14
LE28C1001M, T-90/12/15
PDF 
ZIP